Custom Meta Tags
Hero Banner

Highest Available IO VE2302 System-On-Module

VE2302 SOM
VE2302 SOM

VE2302 SOM

PRODUCT PREVIEW: The VE2302 SOM is scheduled to be released Q2 2025. Final spec's are subject to change.

The VE2302 SOM provides the flexibility and versatility for developers to enable designs with the AMD Versal™ AI Edge series. This System-On-Module (SOM) is a small form factor and full-featured board based on the Versal AI Edge VE2302 device  featuring 328K programmable logic cells with a Dual-core Arm® Cortex®-A72 MPCore™ and Dual-core Arm Cortex-R5F MPCore, as well as L1 and L2 cache and 256KB on-chip memory all with ECC. The board features 4GB of Micron LPDDR4 with non-volatile boot options in the 64MB Micron OSPI Flash or 32GB eMMC. The SOM provides use of the Versal AI Edge GTYP transceivers (8), HDIO (22), PMC MIO (13), LPD MIO (12), XPIO (104) and SYSMON interfaces.

The SOM provides a host of features to simplify application development with a custom carrier card. Along with the XCVE2302-1LSESFVA784 the VE2302 SOM enables Gigabit Ethernet and USB2.0 using a Microchip PHY, I2C MAC EEPROM, I2C 8-bit IO Expander, PMBus, and other interfaces through three Samtec JX connectors. ECS provide clocking to the Versal AI Edge device, the on-chip real-time clock, JTAG, and communication interfaces. Power is provided by on board regulators through 5V supply from a Carrier Card with TDK μPOL™ power modules.

Whether you want to use bare metal, Linux, or Vits AI Accelerators, using a Vivado-enabled board definition file and PetaLinux BSP will enable you to be up and running in no time!

Features

  • AMD Versal AI Edge XCVE2302-1LSESFVA784-E
    • Dual A72 APU and Dual R5F RPU
    • 34 AI Engine-ML Tiles
    • 256KB On-chip Memory w/ECC
    • 229,688 FPGA Logic Cells
  • Micron LPDDR4 SDRAM (4GB, 2x32)
  • Micron OSPI Flash (64MB up to 256MB)
  • Micron eMMC Flash (32GB up to 64GB)
  • Gigabit Ethernet RGMII PHY
  • USB 2.0 ULPI PHY
  • I2C MAC EEPROM
  • I2C 8-Bit I/O Expander
  • 2-Channel I2C Switch/Mux
  • Reference Clock
  • Real Time Clock
  • Carrier Card JTAG and UART debug interface
  • TDK μPOL™ Voltage Regulators
  • 3 Micro-Header Connectors JX1/JX2/
  • JX3 (4x40-pin)
  • Connections to the Carrier Card
  • 104 User XPIO Pins
  • 22 User HDIO Pins
  • 12 User LPD MIO Pins
  • 13 User PMC MIO Pins
  • 8 GTYP Transceiver
  • 8 GTYP Reference Clock Inputs
  • SYSMON interface
  • USB 2.0 Connector Interface
  • Gigabit Ethernet RJ45 Connector
  • Interface
  • PMBus Interface
  • Carrier Card I2C Interface
  • SOM VCC_BATT Battery Input
  • SOM Reset Input
  • Carrier Card Reset Output
  • SOM Power Good Output
  • SOM to Carrier Card Ground Pins
  • SOM Input Voltages and Output Sense Pins

 

For more information on the VE2302 SOM

 

VE2302 SOM

Top

Top angle

Bottom

VE2302 Kit with SOM

VE2302 Kit with SOM

VE2302 Kit with SOM

VE2302 Kit without SOM

VE2302 Kit back

VE2302 SOM
Product Brief
Errata and Product Change Notices

VE2302 SOM
VE2302 SOM

Download Product Brief

What's Included
  • VE2302 SOM
  • Quick-start card
  • Free downloadable PetaLiux BSP and reference designs

VE2302 SOM

Tria promo

Avnet at the Embedded Vision Summit

This intelligent parking lot system leverages the RZBoard V2L and its high-powered Renesas RZ/V2L processor, running an accelerated occupancy detection model supported by OpenCV and Avnet's IoTConnect.

Avnet's Smart Parking AI RZBoard demo video

Designing for AMD Versal Adaptive SoCs

This webinar will show an example design developed using model-based design with the AMD Vitis™ Model Composer and Simulink. The design can then be deployed on a Versal AI Edge platform such as VE2302 SOM developed by Avnet.

Versal Adaptive promo image