

32

Renesas RA2L1 Group User's Manual: Hardware

32-bit MCU Renesas Advanced (RA) Family Renesas RA2 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.30 Nov 2022

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Preface

1. About this document

This manual is generally organized into an overview of the product, descriptions of the CPU, system control functions, peripheral functions, electrical characteristics, and usage notes. This manual describes the product specification of the microcontroller (MCU) superset. Depending on your product, some pins, registers, or functions might not exist. Address space that store unavailable registers are reserved.

2. Audience

This manual is written for system designers who are designing and programming applications using the Renesas Microcontroller. The user is expected to have basic knowledge of electrical circuits, logic circuits, and the MCU.

3. Renesas Publications

Renesas provides the following documents. Before using any of these documents, visit www.renesas.com for the most up-to-date version of the document.

Component	Document Type	Description
Microcontrollers	Data sheet	Features, overview, and electrical characteristics of the MCU
	User's Manual: Hardware	MCU specifications such as pin assignments, memory maps, peripheral functions, electrical characteristics, timing diagrams, and operation descriptions
	Application Notes	Technical notes, board design guidelines, and software migration information
	Technical Update (TU)	Preliminary reports on product specifications such as restriction and errata
Software	User's Manual: Software	API reference and programming information
	Application Notes	Project files, guidelines for software programming, and application examples to develop embedded software applications
Tools & Kits, Solutions	User's Manual: Development Tools	User's manual and quick start guide for developing embedded
	User's Manual: Software	Promotion Kits (PK), Product Examples (PE), and Application
	Quick Start Guide	Examples (AE)
	Application Notes	Project files, guidelines for software programming, and application examples to develop embedded software applications

4. Numbering Notation

The following numbering notation is used throughout this manual:

Example	Description
011b	Binary number. For example, the binary equivalent of the number 3 is 011b.
0x1F	Hexadecimal number. For example, the hexadecimal equivalent of the number 31 is described 0x1F. In some cases, a hexadecimal number is shown with the suffix "h".
1234	Decimal number. A decimal number is followed by this symbol only when the possibility of confusion exists. Decimal numbers are generally shown without a suffix.

5. Typographic Notation

The following typographic notation is used throughout this manual:

Example	Description
WDT.WDTRCR.RSTIRQS	Periods separated a function module symbol (WDT), register symbol (WDTRCR), and bit field symbol (RSTIRQS).
WDT.WDTRCR	A period separated a function module symbol (WDT) and register symbol (WDTRCR).
WDTRCR.RSTIRQS	A period separated a register symbol (WDTRCR) and bit field symbol (RSTIRQS).
CKS[3:0]	Numbers in brackets expresses a bit number. For example, CKS[3:0] occupies bits 3 to 0 of the WDT Control Register (WDTCR) register.

6. Unit and Unit Prefix

The following units and unit prefixes are sometimes misleading. Those unit prefixes are described throughout this manual with the following meaning:

Symbol	Name	Description
b	Binary Digit	Single 0 or 1
В	Byte	This unit is generally used for memory specification of the MCU and address space.
k	kilo-	$1000 = 10^3$. k is also used to denote 1024 (2 ¹⁰) but this unit prefix is used to denote 1000 (10 ³) throughout this manual.
К	Kilo-	$1024 = 2^{10}$. This unit prefix is used to denote 1024 (2^{10}) not 1000 (10^3) throughout this manual.

7. Special Terms

The following terms have special meanings.

Term	Description
NC	Not connected pin. NC means that pin is not connected to the MCU.
Hi-Z	High impedance.

8. Register Description

Each register description includes both a register diagram that shows the bit assignments and a register bit table that describes the content of each bit. The example of symbols used in these tables are described in the sections that follow. The following is an example of a register description and associated bit field definition.





(1) Function module symbol, register symbol, and address assignment

Function module symbol, register symbol, and address assignment of this register are generally expressed. Base Address and Offset Address mean DTC Module Start Register (DTCST) of Data Transfer Controller (DTC) is assigned to address 0x4020_0C00.

(2) Bit number

This number indicates the bit number. This bits are shown in order from bits 31 to 0 for 32-bit register, from bits 15 to 0 for 16-bit register, and from bits 7 to 0 for 8-bit register.

(3) Value after reset

This symbol or number indicate the value of each bit after a hard reset. The value is shown in binary unless specified otherwise.

- 0: Indicates that the value is 0 after a reset.
- 1: Indicates that the value is 1 after a reset.
- x: Indicates that the value is undefined after a reset.

(4) Symbol

Symbol indicates the short name of bit field. Reserved bit is expressed with a ---.

(5) Function

Function indicates the full name of the bit field and enumerated values.

(6) R/W

The R/W column indicates access type whether the bit field is readable or writable.

R/W: The bit field is readable and writable.

- R: The bit field is readable only. Writing to this bit field has no effect.
- W: The bit field is writable only. The read value is the same as after a reset unless specified otherwise.

9. Abbreviations

Abbreviations used in this document are shown in the following table.

Abbreviation	Description
AES	Advanced Encryption Standard
АНВ	Advanced High-performance Bus
AHB-AP	AHB Access Port
АРВ	Advanced Peripheral Bus
ARC	Alleged RC
АТВ	Advanced Trace Bus
BCD	Binary Coded Decimal
BSDL	Boundary Scan Description Language
DES	Data Encryption Standard
DSA	Digital Signature Algorithm
ETB	Embedded Trace Buffer
ETM	Embedded Trace Macrocell
FLL	Frequency Locked Loop
FPU	Floating Point Unit
НМІ	Human Machine Interface
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NVIC	Nested Vector Interrupt Controller
PC	Program Counter
PFS	Port Function Select
PLL	Phase Locked Loop
POR	Power-on reset
PWM	Pulse Width Modulation
RSA	Rivest Shamir Adleman
SHA	Secure Hash Algorithm
S/H	Sample and Hold
SP	Stack Pointer
SWD	Serial Wire Debug
SW-DP	Serial Wire-Debug Port
TRNG	True Random Number Generator
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

10. Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm[®] and Cortex[®] are registered trademarks of Arm Limited.CoreSight[™] is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.

11. Feedback on the product

If you have any comments or suggestions about this product, go to Contact Us.

Contents

Fea	atures			38
1.	Over	view		39
	1.1	Function	n Outline	39
	1.2	Block D	iagram	44
	1.3	Part Nu	mbering	44
	1.4	Function	n Comparison	47
	1.5	Pin Fun	ctions	48
	1.6	Pin Ass	ignments	51
	1.7	Pin List	5	54
2.	CPU			58
	2.1	Overvie	w	58
	2.1	1.1	CPU	58
	2.1	1.2	Debug	58
	2.1	1.3	Operating Frequency	58
	2.1	1.4	Block Diagram	58
	2.2	Implem	entation Options	59
	2.3	SWD In	terface	60
	2.4	Debug I	Function	60
	2.4	4.1	Debug Mode Definition	60
	2.4	4.2	Debug Mode Effects	60
	2.5	Program	nmers Model	61
	2.	5.1	Address Spaces	61
	2.	5.2	Cortex-M23 Peripheral Address Map	62
	2.	5.3	External Debug Address Map	62
	2.	5.4	CoreSight ROM Table	62
	2.	5.5	DBGREG Module	63
	2.5	5.6	OCDREG Module	65
	2.6	SysTick	Timer	67
	2.7	OCD Er	nulator Connection	67
	2.7	7.1	Unlock ID Code	68
	2.7	7.2	DBGEN	68
	2.7	7.3	Restrictions on Connecting an OCD emulator	68
	2.8	Referen	ices	70
	2.9	Usage I	Notes	70
3.	Oper	ating M	odes	71
	3.1	Operati	ng Mode Types and Selection	71
	3.2	Details	of Operating Modes	71

	3.2.1	Single-Chip Mode	71
	3.2.2	SCI Boot Mode	71
	3.3 Operat	ing Modes Transitions	71
	3.3.1	Operating Mode Transitions as Determined by the Mode-Setting Pin	71
4.	Address Sp	ace	72
	4.1 Addres	s Space	72
5	Posote		73
J.	5.1 Overvie	۸/د ۱	73
	5.2 Registe	er Descriptions	
	5.2.1	RSTSR0 : Reset Status Register 0	
	5.2.2	RSTSR1 : Reset Status Register 1	
	5.2.3	RSTSR2 : Reset Status Register 2	81
	5.3 Operat	ion	
	5.3.1	RES Pin Reset	82
	5.3.2	Power-On Reset	
	5.3.3	Voltage Monitor Reset	83
	5.3.4	Independent Watchdog Timer Reset	84
	5.3.5	Watchdog Timer Reset	
	5.3.6	Software Reset	85
	5.3.7	Determination of Cold/Warm Start	85
	5.3.8	Determination of Reset Generation Source	85
	5.4 Usage	Notes	86
	5.4.1	Note on RES pin reset	86
6.	Option-Setti	ing Memory	87
	6.1 Overvie	2 2	87
	6.2 Registe	er Descriptions	87
	6.2.1	OFS0 : Option Function Select Register 0	
	6.2.2	OFS1 : Option Function Select Register 1	91
	6.2.3	MPU Registers	92
	6.2.4	AWS : Access Window Setting Register	93
	6.2.5	OSIS : OCD/Serial Programmer ID Setting Register	94
	6.3 Setting	Option-Setting Memory	95
	6.3.1	Allocation of Data in Option-Setting Memory	95
	6.3.2	Setting Data for Programming Option-Setting Memory	95
	6.4 Usage	Notes	96
	6.4.1	Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Mem	ory96
	6.4.2	Note on FSPR Bit	96
7.	Low Voltage	Detection (LVD)	97
	7.1 Overvie	ЭЖ	97

	7.2 F	Register Descriptions	99
	7.2.	.1 LVCMPCR : Voltage Monitor Circuit Control Register	
	7.2.	.2 LVDLVLR : Voltage Detection Level Select Register	100
	7.2.	.3 LVD1CR0 : Voltage Monitor 1 Circuit Control Register 0	100
	7.2.	.4 LVD2CR0 : Voltage Monitor 2 Circuit Control Register 0	101
	7.2.	.5 LVD1CR1 : Voltage Monitor 1 Circuit Control Register	102
	7.2.	.6 LVD1SR : Voltage Monitor 1 Circuit Status Register	
	7.2.	.7 LVD2CR1 : Voltage Monitor 2 Circuit Control Register 1	103
	7.2.	.8 LVD2SR : Voltage Monitor 2 Circuit Status Register	
	7.3 \	VCC Input Voltage Monitor	
	7.3.	.1 Monitoring Vdet0	
	7.3.	.2 Monitoring Vdet1	
	7.3.	.3 Monitoring Vdet2	
	7.4 F	Reset from Voltage Monitor 0	105
	7.5 l	nterrupt and Reset from Voltage Monitor 1	105
	7.6 I	nterrupt and Reset from Voltage Monitor 2	
	7.7 E	Event Link Controller (ELC) Output	109
	7.7.	.1 Interrupt Handling and Event Linking	109
8.	Clock	Generation Circuit	111
	8.1 (Overview	111
	8.2 F	Register Descriptions	114
	8.2.	.1 SCKDIVCR : System Clock Division Control Register	114
	8.2.	.2 SCKSCR : System Clock Source Control Register	115
	8.2.	.3 MEMWAIT : Memory Wait Cycle Control Register for Code Flash	115
	8.2.	4 FLDWAITR : Memory Wait Cycle Control Register for Data Flash	116
	8.2.	.5 MOSCCR : Main Clock Oscillator Control Register	119
	8.2.	.6 SOSCCR : Sub-Clock Oscillator Control Register	120
	8.2.	.7 LOCOCR : Low-Speed On-Chip Oscillator Control Register	121
	8.2.	.8 HOCOCR : High-Speed On-Chip Oscillator Control Register	121
	8.2.	.9 MOCOCR : Middle-Speed On-Chip Oscillator Control Register	122
	8.2.	.10 OSCSF : Oscillation Stabilization Flag Register	
	8.2.	.11 OSTDCR : Oscillation Stop Detection Control Register	
	8.2.	.12 OSTDSR : Oscillation Stop Detection Status Register	
	8.2.	.13 MOSCWTCR : Main Clock Oscillator Wait Control Register	125
	8.2.	.14 MOMCR : Main Clock Oscillator Mode Oscillation Control Register	126
	8.2.	15 SOMCR : Sub-Clock Oscillator Mode Control Register	127
	8.2.	.16 SOMRG : Sub-Clock Oscillator Margin Check Register	127
	8.2.	.17 CKOCR : Clock Out Control Register	128
	8.2.	.18 LOCOUTCR : LOCO User Trimming Control Register	129
	8.2.	.19 MOCOUTCR : MOCO User Trimming Control Register	129

	8.2.20	HOCOUTCR : HOCO User Trimming Control Register	
	8.3 Main C	lock Oscillator	
	8.3.1	Connecting a Crystal Resonator	
	8.3.2	External Clock Input	
	8.3.3	Notes on External Clock Input	
	8.4 Sub-Clo	ock Oscillator	
	8.4.1	Connecting a 32.768-kHz Crystal Resonator	
	8.4.2	Pin Handling When the Sub-Clock Oscillator Is Not Used	132
	8.5 Oscillat	tion Stop Detection Function	
	8.5.1	Oscillation Stop Detection and Operation after Detection	132
	8.5.2	Oscillation Stop Detection Interrupts	
	8.6 Internal	I Clock	
	8.6.1	System Clock (ICLK)	
	8.6.2	Peripheral Module Clock (PCLKB, PCLKD)	
	8.6.3	CAN Clock (CANMCLK)	
	8.6.4	CAC Clock (CACCLK)	137
	8.6.5	RTC-Dedicated Clock (RTCSCLK, RTCS128CLK, RTCLCLK)	137
	8.6.6	IWDT-Dedicated Clock (IWDTCLK)	137
	8.6.7	AGT-Dedicated Clock (AGTSCLK, AGTLCLK)	137
	8.6.8	SysTick Timer-Dedicated Clock (SYSTICCLK)	137
	8.6.9	External Pin Output Clock (CLKOUT)	
	8.7 Usage	Notes	137
	8.7.1	Notes on Clock Generation Circuit	
	8.7.2	Notes on Resonator	
	8.7.3	Notes on Board Design	
	8.7.4	Notes on Resonator Connect Pin	
9.	Clock Frequ	ency Accuracy Measurement Circuit (CAC)	
	9.1 Overvie	ew	139
	9.2 Registe	er Descriptions	
	9.2.1	CACR0 : CAC Control Register 0	
	9.2.2	CACR1 : CAC Control Register 1	141
	9.2.3	CACR2 : CAC Control Register 2	141
	9.2.4	CAICR : CAC Interrupt Control Register	
	9.2.5	CASTR : CAC Status Register	
	9.2.6	CAULVR : CAC Upper-Limit Value Setting Register	
	9.2.7	CALLVR : CAC Lower-Limit Value Setting Register	144
	9.2.8	CACNTBR : CAC Counter Buffer Register	145
	9.3 Operati	ion	145
	9.3.1	Measuring Clock Frequency	145
	9.3.2	Digital Filtering of Signals on CACREF Pin	

	9.4	Interrup	ot Requests	146
	9.5	Usage	Notes	147
	9.	.5.1	Settings for the Module-Stop Function	147
10.	Low	Power I	Modes	148
	10.1	Overvie	ew	148
	10.2	Registe	r Descriptions	
	1(0.2.1	SBYCR : Standby Control Register	151
	1(0.2.2	MSTPCRA : Module Stop Control Register A	152
	10	0.2.3	MSTPCRB : Module Stop Control Register B	152
	1(0.2.4	MSTPCRC : Module Stop Control Register C	153
	1(0.2.5	MSTPCRD : Module Stop Control Register D	154
	1(0.2.6	OPCCR : Operating Power Control Register	155
	1(0.2.7	SOPCCR : Sub Operating Power Control Register	
	1(0.2.8	SNZCR : Snooze Control Register	157
	10	0.2.9	SNZEDCR0 : Snooze End Control Register 0	158
	10	0.2.10	SNZREQCR0 : Snooze Request Control Register 0	159
	1(0.2.11	PSMCR : Power Save Memory Control Register	
	1(0.2.12	SYOCDCR : System Control OCD Control Register	
	1(0.2.13	DCDCCTL : DCDC/LDO Control Register	162
	10	0.2.14	VCCSEL : Voltage Level Selection Control Register	
	1(0.2.15	LSMRWDIS : Low Speed Module R/W Disable Control Register	163
	1(0.2.16	LPOPT : Lower Power Operation Control Register	
	10.3	Reduci	ng Power Consumption by Switching Clock Signals	165
	10.4	Module	-Stop Function	165
	10.5	Functio	n for Lower Operating Power Consumption	165
	1(0.5.1	Setting Operating Power Control Mode	165
	1(0.5.2	Operating Range	
	10.6	Sleep N	Node	171
	1(0.6.1	Transitioning to Sleep Mode	171
	1(0.6.2	Canceling Sleep Mode	171
	10.7	Softwar	e Standby Mode	172
	1(0.7.1	Transition to Software Standby Mode	172
	1(0.7.2	Canceling Software Standby Mode	172
	10	0.7.3	Example of Software Standby Mode Application	173
	10.8	Snooze	Mode	173
	1(0.8.1	Transition to Snooze Mode	173
	1(0.8.2	Canceling Snooze Mode	174
	1(0.8.3	Returning from Snooze Mode to Software Standby Mode	175
	1(0.8.4	Snooze Operation Example	176
	10.9	Usage	Notes	

10.9.1	Register Access	
10.9.2	I/O Port pin states	
10.9.3	Module-Stop State of DTC	
10.9.4	Internal Interrupt Sources	
10.9.5	Transitioning to Low Power Modes	
10.9.6	Timing of WFI Instruction	
10.9.7	Writing to the WDT/IWDT Registers by DTC in Sleep Mode or Snooze Mode	181
10.9.8	Oscillators in Snooze Mode	
10.9.9	Snooze Mode Entry by RXD0 Falling Edge	
10.9.10	Using UART of SCI0 in Snooze Mode	
10.9.11	Conditions of A/D Conversion Start in Snooze Mode	
10.9.12	Conditions of CTSU in Snooze Mode	
10.9.13	ELC Events in Snooze Mode	182
10.9.14	Module-Stop Function for ADC120	
10.9.15	Module-Stop Function for an Unused Circuit	
11. Register V	Vrite Protection	
11.1 Over	view	
11.2 Regi	ster Descriptions	
11.2.1	PRCR : Protect Register	
12. Interrupt (Controller Unit (ICU)	
12.1 Over	view	
12.2 Regi	ster Descriptions	
12.2.1	IRQCRi : IRQ Control Register i (i = 0 to 7)	
12.2.2	NMISR : Non-Maskable Interrupt Status Register	
12.2.3	NMIER : Non-Maskable Interrupt Enable Register	
12.2.4	NMICLR : Non-Maskable Interrupt Status Clear Register	
12.2.5	NMICR : NMI Pin Interrupt Control Register	
12.2.6	IELSRn : ICU Event Link Setting Register n (n = 0 to 31)	
12.2.7	SELSR0 : SYS Event Link Setting Register	
12.2.8	WUPEN : Wake Up Interrupt Enable Register	
12.2.9	IELEN : ICU event Enable Register	
12.3 Vecto	or Table	
12.3.1	Interrupt Vector Table	
12.3.2	Event Number	
12.3.3	ICU and DTC Event Number	
12.4 Inter	rupt Operation	210
12.4.1	Detecting Interrupts	210
12.5 Inter	rupt setting procedure	211
12.5.1	Enabling Interrupt Requests	211

	12	2.5.2	Disabling Interrupt Requests	
	12	2.5.3	Polling for interrupts	
	12	2.5.4	Selecting Interrupt Request Destinations	
	12	2.5.5	Digital Filter	212
	12	2.5.6	External Pin Interrupts	213
	12.6	Non-Ma	askable Interrupt Operation	213
	12.7	Return	from Low Power Modes	214
	12	2.7.1	Return from Sleep Mode	214
	12	2.7.2	Return from Software Standby Mode	214
	12	2.7.3	Return from Snooze Mode	214
	12.8	Using tl	he WFI Instruction with Non-Maskable Interrupts	215
	12.9	Referer	nce	215
13	Bus	es		216
	13 1	Overvie	2W	216
	13.2	Descrip	tion of Buses	
	13	3.2.1	Main Buses	
	13	3.2.2	Slave Interface	
	13	3.2.3	Parallel Operations	
	13	3.2.4	Restriction on Endianness	
	13.3	Registe	r Descriptions	
	13	3.3.1	BUSMCNTx : Master Bus Control Register x (x = SYS, DMA)	
	13	3.3.2	BUSnERRADD : Bus Error Address Register n (n = 3, 4)	
	13	3.3.3	BUSnERRSTAT : BUS Error Status Register n (n = 3, 4)	
	13.4	Bus Err	or Monitoring Section	219
	13	3.4.1	Error Type that Occurs by Bus	219
	13	3.4.2	Operation when a Bus Error Occurs	219
	13	3.4.3	Conditions for issuing illegal Address Access Errors	220
	13.5	Referer	nces	
14.	Mem	orv Pro	tection Unit (MPU)	
	14.1	Overvie	29W	
	14.2	CPU St	ack Pointer Monitor	
	14	1.2.1	Protecting the Registers	
	14	1.2.2	Overflow and Underflow Errors	
	14	1.2.3	Register Descriptions	
	14.3	Arm MF	 20	
	14.4	Bus Ma	ister MPU	
	14	1.4.1	Register Descriptions	
	14	1.4.2	Operation	
	14.5	Bus Sla	ave MPU	

14.5.1	Register Descriptions	237
14.5.2	Functions	242
14.6 Secur	ity MPU	242
14.6.1	Register Descriptions (Option-Setting Memory)	243
14.6.2	Memory Protection	248
14.7 Usage	e Notes	249
14.7.1	Notes on the Use of a Debugger	249
14.8 Refere	ences	249
15. Data Trans	fer Controller (DTC)	
15.1 Overv	/iew	
15.2 Regis	ter Descriptions	
15.2.1	MRA : DTC Mode Register A	
15.2.2	MRB : DTC Mode Register B	
15.2.3	SAR : DTC Transfer Source Register	
15.2.4	DAR : DTC Transfer Destination Register	
15.2.5	CRA : DTC Transfer Count Register A	
15.2.6	CRB : DTC Transfer Count Register B	
15.2.7	DTCCR : DTC Control Register	
15.2.8	DTCVBR : DTC Vector Base Register	
15.2.9	DTCST : DTC Module Start Register	
15.2.10	DTCSTS : DTC Status Register	
15.3 Activa	ation Sources	257
15.3.1	Allocating Transfer Information and DTC Vector Table	
15.4 Opera	ation	
15.4.1	Transfer Information Read Skip Function	
15.4.2	Transfer Information Write-Back Skip Function	
15.4.3	Normal Transfer Mode	
15.4.4	Repeat Transfer Mode	
15.4.5	Block Transfer Mode	
15.4.6	Chain Transfer	
15.4.7	Operation Timing	
15.4.8	Execution Cycles of DTC	
15.4.9	DTC Bus Mastership Release Timing	
15.5 DTC \$	Setting Procedure	
15.6 Exam	ples of DTC Usage	270
15.6.1	Normal Transfer	270
15.6.2	Chain transfer	270
15.6.3	Chain Transfer when Counter = 0	272
15.7 Interru	Jpt	274
15.7.1	Interrupt Sources	274

	15.8	Event L	ink	. 274
	15.9	Low Po	wer Consumption Function	. 274
	15.10	Usage	Notes	. 275
	15	5.10.1	Transfer Information Start Address	. 275
16.	Ever	nt Link C	Controller (ELC)	. 276
	16.1	Overvie	2W	.276
	16.2	Registe	r Descriptions	. 277
	16	6.2.1	ELCR : Event Link Controller Register	. 277
	16	6.2.2	ELSEGRn : Event Link Software Event Generation Register n (n = 0, 1)	. 277
	16	6.2.3	ELSRn : Event Link Setting Register n (n = 0 to 3, 8, 9, 12, 14, 15, 18)	. 278
	16.3	Operati	on	. 282
	16	6.3.1	Relation between Interrupt Handling and Event Linking	. 282
	16	6.3.2	Linking Events	. 282
	16	6.3.3	Example of Procedure for Linking Events	. 282
	16.4	Usage	Notes	. 283
	16	6.4.1	Linking DTC Transfer End Signals as Events	. 283
	16	6.4.2	Setting Clocks	. 283
	16	6.4.3	Module-Stop Function Setting	. 283
	16	6.4.4	ELC Delay Time	. 283
17.	I/O P	orts		. 285
	17.1	Overvie	ew	. 285
	17.2	Registe	r Descriptions	. 287
	17	7.2.1	PCNTR1/PODR/PDR : Port Control Register 1	. 287
	17	7.2.2	PCNTR2/EIDR/PIDR : Port Control Register 2	. 288
	17	7.2.3	PCNTR3/PORR/POSR : Port Control Register 3	. 289
	17	7.2.4	PCNTR4/EORR/EOSR : Port Control Register 4	. 290
	17	7.2.5	PmnPFS/PmnPFS_HA/PmnPFS_BY : Port mn Pin Function Select Register (m = 0 to 8, n = 00 to 15)	. 291
	17	7.2.6	PWPR : Write-Protect Register	. 293
	17	7.2.7	PRWCNTR : Port Read Wait Control Register	. 293
	17.3	Operati	on	. 293
	17	7.3.1	General I/O Ports	. 293
	17	7.3.2	Port Function Select	. 294
	17	7.3.3	Port Group Function for ELC	. 294
	17	7.3.4	Wait Function for Port Read	. 296
	17.4	Handlin	g of Unused Pins	. 296
	17.5	Usage	Notes	. 297
	17	7.5.1	Procedure for Specifying the Pin Functions	. 297
	17	7.5.2	Procedure for Using Port Group Input	. 297
	17	7.5.3	Port Output Data Register (PODR) Summary	. 297

	17	7.5.4	Notes on Using Analog Functions	
	17.6	Periphe	eral Select Settings for Each Product	
18.	Kev	Interrup	t Function (KINT)	
	18.1	Overvie	ew	
	18.2	Registe	r Descriptions	
	18	8.2.1	KRCTL : Key Return Control Register	
	18	8.2.2	KRF : Key Return Flag Register	
	18	8.2.3	KRM : Key Return Mode Register	
	18.3	Operati	on	
	18	8.3.1	Operation When Not Using the Key Interrupt Flags (KRCTL.KRMD = 0)	
	18	8.3.2	Operation When Using the Key Interrupt Flags (KRCTL.KRMD = 1)	
	18.4	Usage	Notes	
19.	Port	Output	Enable for GPT (POEG)	
	19.1	Overvie	ew	
	19.2	Registe	r Descriptions	
	19	9.2.1	POEGGn : POEG Group n Setting Register (n = A, B)	
	19.3	Output-	Disable Control Operation	
	19	9.3.1	Pin Input Level Detection Operation	311
	19	9.3.2	Output-Disable Requests from the GPT	
	19	9.3.3	Output-Disable Control Using Detection of Stopped Oscillation	311
	19	9.3.4	Output-Disable Control Using Registers	311
	19	9.3.5	Release from Output-Disable	
	19.4	Interrup	ot Sources	
	19.5	Externa	al Trigger Output to the GPT	
	19.6	Usage	Notes	
	19	9.6.1	Transition to Software Standby Mode	
	19	9.6.2	Specifying Pins Associated with the GPT	
20.	Gen	eral PW	M Timer (GPT)	
	20.1	Overvie	ew	
	20.2	Registe	Pr Descriptions	
	20	0.2.1	GTWP : General PWM Timer Write-Protection Register	
	20	0.2.2	GTSTR : General PWM Timer Software Start Register	
	20	0.2.3	GTSTP : General PWM Timer Software Stop Register	
	20	0.2.4	GTCLR : General PWM Timer Software Clear Register	
	20	0.2.5	GTSSR : General PWM Timer Start Source Select Register	
	20	0.2.6	GTPSR : General PWM Timer Stop Source Select Register	
	20	0.2.7	GTCSR : General PWM Timer Clear Source Select Register	
	20	0.2.8	GTUPSR : General PWM Timer Up Count Source Select Register	
	20	0.2.9	GTDNSR : General PWM Timer Down Count Source Select Register	

	20	.2.10	GTICASR : General PWM Timer Input Capture Source Select Register A	. 332
	20	.2.11	GTICBSR : General PWM Timer Input Capture Source Select Register B	. 335
	20	.2.12	GTCR : General PWM Timer Control Register	. 338
	20	.2.13	GTUDDTYC : General PWM Timer Count Direction and Duty Setting Register	. 339
	20	.2.14	GTIOR : General PWM Timer I/O Control Register	. 341
	20	.2.15	GTINTAD : General PWM Timer Interrupt Output Setting Register	. 345
	20	.2.16	GTST : General PWM Timer Status Register	. 346
	20	.2.17	GTBER : General PWM Timer Buffer Enable Register	. 350
	20	.2.18	GTCNT : General PWM Timer Counter	. 351
	20	.2.19	GTCCRk : General PWM Timer Compare Capture Register k (k = A to F)	. 351
	20	.2.20	GTPR : General PWM Timer Cycle Setting Register	. 352
	20	.2.21	GTPBR : General PWM Timer Cycle Setting Buffer Register	. 352
	20	.2.22	GTDTCR : General PWM Timer Dead Time Control Register	. 352
	20	.2.23	GTDVU : General PWM Timer Dead Time Value Register U	. 353
	20	.2.24	OPSCR : Output Phase Switching Control Register	. 354
20.	3	Operatio	on	. 356
	20	.3.1	Basic Operation	. 356
	20	.3.2	Buffer Operation	. 364
	20	.3.3	PWM Output Operating Mode	. 371
	20	.3.4	Automatic Dead Time Setting Function	. 381
	20	.3.5	Count Direction Changing Function	. 385
	20	.3.6	Function of Output Duty 0% and 100%	. 385
	20	.3.7	Hardware Count Start/Count Stop and Clear Operation	. 387
	20	.3.8	Synchronized Operation	. 392
	20	.3.9	PWM Output Operation Examples	. 396
	20	.3.10	Phase Counting Function	.402
	20	.3.11	Output Phase Switching (GPT_OPS)	.412
20.	4	Interrup	t Sources	.419
	20	.4.1	Interrupt Sources	.419
	20	.4.2	DTC Activation	.421
20.	5	Operatio	ons Linked by ELC	.421
	20	.5.1	Event Signal Output to ELC	.421
	20	.5.2	Event Signal Inputs from ELC	.421
20.	6	Noise F	ilter Function	.421
20.	7	Protecti	on Function	.422
	20	.7.1	Write-Protection for Registers	.422
	20	.7.2	Disabling of Buffer Operation	.422
	20	.7.3	GTIOCnm Pin Output Negate Control (n = 0 to 9, m = A, B)	.423
20.	8	Initializa	ition Method of Output Pins	.424
	20	.8.1	Pin Settings after Reset	.424

	20.8.2	Pin Initialization Due to Error during Operation	425
	20.9 Usage	Notes	425
	20.9.1	Module-Stop Function Setting	425
	20.9.2	GTCCRn Settings during Compare Match Operation (n = A to F)	
	20.9.3	Setting Range for GTCNT Counter	
	20.9.4	Starting and Stopping the GTCNT Counter	
	20.9.5	Priority Order of Each Event	
21	. Low Power	Asynchronous General Purpose Timer (AGT)	
	21.1 Overv	ew	
	21.2 Regist	er Descriptions	430
	21.2.1	AGT : AGT Counter Register	430
	21.2.2	AGTCMA : AGT Compare Match A Register	430
	21.2.3	AGTCMB : AGT Compare Match B Register	431
	21.2.4	AGTCR : AGT Control Register	431
	21.2.5	AGTMR1 : AGT Mode Register 1	433
	21.2.6	AGTMR2 : AGT Mode Register 2	433
	21.2.7	AGTIOC : AGT I/O Control Register	435
	21.2.8	AGTISR : AGT Event Pin Select Register	436
	21.2.9	AGTCMSR : AGT Compare Match Function Select Register	437
	21.2.10	AGTIOSEL : AGT Pin Select Register	437
	21.3 Opera	tion	438
	21.3.1	Reload Register and Counter Rewrite Operation	438
	21.3.2	Reload Register and AGT Compare Match A/B Register Rewrite Operation	
	21.3.3	Timer Mode	441
	21.3.4	Pulse Output Mode	
	21.3.5	Event Counter Mode	
	21.3.6	Pulse Width Measurement Mode	
	21.3.7	Pulse Period Measurement Mode	445
	21.3.8	Compare Match function	
	21.3.9	Output Settings for Each Mode	447
	21.3.10	Standby Mode	
	21.3.11	Interrupt Sources	
	21.3.12	Event Signal Output to ELC	
	21.4 Usage	Notes	
	21.4.1	Count Operation Start and Stop Control	
	21.4.2	Access to Counter Register	450
	21.4.3	When Changing Mode	450
	21.4.4	Output pin setting	450
	21.4.5	Digital Filter	450
	21.4.6	How to Calculate Event Number, Pulse Width, and Pulse Period	451

	21.4.7	When Count is Forcibly Stopped by TSTOP Bit	451
	21.4.8	When Selecting AGT0 Underflow as the Count Source	451
	21.4.9	Module-stop function	451
22.	Realtime Cl	ock (RTC)	
	22.1 Overvie	ew	
	22.2 Registe	er Descriptions	
	22.2.1	R64CNT : 64-Hz Counter	
	22.2.2	RSECCNT : Second Counter (in Calendar Count Mode)	454
	22.2.3	RMINCNT : Minute Counter (in Calendar Count Mode)	454
	22.2.4	RHRCNT : Hour Counter (in Calendar Count Mode)	
	22.2.5	RWKCNT : Day-of-Week Counter (in Calendar Count Mode)	455
	22.2.6	BCNTn : Binary Counter n (n = 0 to 3) (in Binary Count Mode)	456
	22.2.7	RDAYCNT : Day Counter	456
	22.2.8	RMONCNT : Month Counter	457
	22.2.9	RYRCNT : Year Counter	457
	22.2.10	RSECAR : Second Alarm Register (in Calendar Count Mode)	458
	22.2.11	RMINAR : Minute Alarm Register (in Calendar Count Mode)	458
	22.2.12	RHRAR : Hour Alarm Register (in Calendar Count Mode)	459
	22.2.13	RWKAR : Day-of-Week Alarm Register (in Calendar Count Mode)	460
	22.2.14	BCNTnAR : Binary Counter n Alarm Register (n = 0 to 3) (in Binary Count Mode)	461
	22.2.15	RDAYAR : Date Alarm Register (in Calendar Count Mode)	461
	22.2.16	RMONAR : Month Alarm Register (in Calendar Count Mode)	462
	22.2.17	RYRAR : Year Alarm Register (in Calendar Count Mode)	462
	22.2.18	RYRAREN : Year Alarm Enable Register (in Calendar Count Mode)	463
	22.2.19	BCNTnAER : Binary Counter n Alarm Enable Register (n = 0, 1) (in Binary Count Me	ode). 463
	22.2.20	BCNT2AER : Binary Counter 2 Alarm Enable Register (in Binary Count Mode)	464
	22.2.21	BCNT3AER : Binary Counter 3 Alarm Enable Register (in Binary Count Mode)	464
	22.2.22	RCR1 : RTC Control Register 1	465
	22.2.23	RCR2 : RTC Control Register 2 (in Calendar Count Mode)	466
	22.2.24	RCR2 : RTC Control Register 2 (in Binary Count Mode)	468
	22.2.25	RCR4 : RTC Control Register 4	469
	22.2.26	RFRL : Frequency Register L	470
	22.2.27	RFRH : Frequency Register H	470
	22.2.28	RADJ : Time Error Adjustment Register	
	22.3 Operat	ion	
	22.3.1	Outline of Initial Settings of Registers after Power On	
	22.3.2	Operation mode, Clock and Count Mode Setting Procedure	
	22.3.3	Setting the Time	
	22.3.4	30-Second Adjustment	
	22.3.5		475

	22	2.3.6	Alarm Function	477
	22	2.3.7	Procedure for Disabling Alarm Interrupt	478
	22	2.3.8	Time Error Adjustment Function	478
	22.4	Interrup	ot Sources	481
	22.5	Event L	ink Output	482
	22	2.5.1	Interrupt Handling and Event Linking	482
	22.6	Usage	Notes	482
	22	2.6.1	Register Writing during Counting	482
	22	2.6.2	Use of Periodic Interrupts	483
	22	2.6.3	RTCOUT (1-Hz/64-Hz) Clock Output	483
	22	2.6.4	Transitions to Low Power Modes after Setting Registers	484
	22	2.6.5	Notes on Writing to and Reading from Registers	484
	22	2.6.6	Changing the Count Mode	484
	22	2.6.7	Initialization Procedure When the RTC Is Not to Be Used	484
23.	Wato	:hdoa T	imer (WDT)	486
	23.1	Overvie	× , , , , , , , , , , , , , , , , , , ,	486
	23.2	Registe	r Descriptions	487
	23	3.2.1	WDTRR : WDT Refresh Register	487
	23	3.2.2	WDTCR : WDT Control Register	488
	23	3.2.3	WDTSR : WDT Status Register	490
	23	3.2.4	WDTRCR : WDT Reset Control Register	491
	23	8.2.5	WDTCSTPR : WDT Count Stop Control Register	492
	23	3.2.6	Option Function Select Register 0 (OFS0)	492
	23.3	Operati	on	492
	23	3.3.1	Count Operation in each Start Mode	492
	23	3.3.2	Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers	496
	23	3.3.3	Refresh Operation	496
	23	3.3.4	Status Flags	497
	23	8.3.5	Reset Output	497
	23	8.3.6	Interrupt Sources	497
	23	8.3.7	Reading the Down-Counter Value	498
	23	3.3.8	Association between Option Function Select Register 0 (OFS0) and WDT Registers	498
	23.4	Output	to the Event Link Controller (ELC)	499
	23.5	Usage	Notes	499
	23	8.5.1	ICU Event Link Setting Register n (IELSRn) Setting	499
24.	Inde	pendent	t Watchdog Timer (IWDT)	500
	24.1	Overvie	- · · ·	500
	24.2	Registe	r Descriptions	501
	24	- I.2.1	IWDTRR : IWDT Refresh Register	501

24	4.2.2	IWDTSR : IWDT Status Register	502
24	4.2.3	OFS0 : Option Function Select Register 0	503
24.3	Operatio	on	505
24	4.3.1	Auto Start Mode	505
24	4.3.2	Refresh Operation	506
24	4.3.3	Status Flags	507
24	4.3.4	Reset Output	508
24	4.3.5	Interrupt Sources	508
24	4.3.6	Reading the Down-Counter Value	508
24.4	Output t	to the Event Link Controller (ELC)	508
24.5	Usage N	Notes	509
24	4.5.1	Refresh Operations	509
24	4.5.2	Clock Division Ratio Setting	509
24	4.5.3	Constraints on the ICU Event Link Setting Register n (IELSRn) Setting	509
25. Seri	al Comm	unications Interface (SCI)	510
25.1	Overvie	w	510
25.2	Registe	r Descriptions	512
25	5.2.1	RSR : Receive Shift Register	512
25	5.2.2	RDR : Receive Data Register	513
25	5.2.3	RDRHL : Receive Data Register	513
25	5.2.4	FRDRHL/FRDRH/FRDRL : Receive FIFO Data Register	513
25	5.2.5	TDR : Transmit Data Register	515
25	5.2.6	TDRHL : Transmit Data Register	515
25	5.2.7	FTDRHL/FTDRH/FTDRL : Transmit FIFO Data Register	516
25	5.2.8	TSR : Transmit Shift Register	516
25	5.2.9	SMR : Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	517
25	5.2.10	SMR_SMCI : Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)	518
25	5.2.11	SCR : Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	520
25	5.2.12	SCR_SMCI : Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)	521
25	5.2.13	SSR : Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0)	523
25	5.2.14	SSR_FIFO : Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1)	.525
25	5.2.15	SSR_SMCI : Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)	528
2	5.2.16	SCMR : Smart Card Mode Register	530
25	5.2.17	BRR : Bit Rate Register	532
25	5.2.18	MDDR : Modulation Duty Register	537
25	5.2.19	SEMR : Serial Extended Mode Register	540
25	5.2.20	SNFR : Noise Filter Setting Register	541
25	5.2.21	SIMR1 : IIC Mode Register 1	542

	25.2.22	SIMR2 : IIC Mode Register 2	543
	25.2.23	SIMR3 : IIC Mode Register 3	543
	25.2.24	SISR : IIC Status Register	545
	25.2.25	SPMR : SPI Mode Register	546
	25.2.26	FCR : FIFO Control Register	547
	25.2.27	FDR : FIFO Data Count Register	548
	25.2.28	LSR : Line Status Register	549
	25.2.29	CDR : Compare Match Data Register	550
	25.2.30	DCCR : Data Compare Match Control Register	550
	25.2.31	SPTR : Serial Port Register	552
25.	3 Operati	on in Asynchronous Mode	552
	25.3.1	Serial Data Transfer Format	553
	25.3.2	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode	554
	25.3.3	Clock	555
	25.3.4	Double-Speed Operation and Frequency of 6 Times the Bit Rate	555
	25.3.5	CTS and RTS Functions	556
	25.3.6	Address Match (Receive Data Match Detection) Function	556
	25.3.7	SCI Initialization in Asynchronous Mode	558
	25.3.8	Serial Data Transmission in Asynchronous Mode	560
	25.3.9	Serial Data Reception in Asynchronous Mode	565
25.	4 Multi-Pi	rocessor Communication Function	578
	25.4.1	Multi-Processor Serial Data Transmission	580
	25.4.2	Multi-Processor Serial Data Reception	583
25.	5 Operati	on in Clock Synchronous Mode	588
	25.5.1	Clock	589
	25.5.2	CTS and RTS Functions	589
	25.5.3	SCI Initialization in Clock Synchronous Mode	590
	25.5.4	Serial Data Transmission in Clock Synchronous Mode	591
	25.5.5	Serial Data Reception in Clock Synchronous Mode	595
	25.5.6	Simultaneous Serial Data Transmission and Reception in Clock Synchronous Mode	600
25.	6 Operati	on in Smart Card Interface Mode	602
	25.6.1	Example Connection	603
	25.6.2	Data Format (Except in Block Transfer Mode)	603
	25.6.3	Block Transfer Mode	605
	25.6.4	Receive Data Sampling Timing and Reception Margin	605
	25.6.5	SCI Initialization (Smart Card Interface Mode)	606
	25.6.6	Serial Data Transmission (Except in Block Transfer Mode)	607
	25.6.7	Serial Data Reception (Except in Block Transfer Mode)	609
	25.6.8	Clock Output Control	611
25.	7 Operati	on in Simple IIC Mode	612

25.7	.1 Generation of Start, Restart, and Stop Conditions	613
25.7	.2 Clock Synchronization	614
25.7	.3 SDAn Output Delay	615
25.7	.4 SCI Initialization in Simple IIC Mode	615
25.7	.5 Operation in Master Transmission in Simple IIC Mode	616
25.7	.6 Master Reception in Simple IIC Mode	619
25.8 O	peration in Simple SPI Mode	621
25.8	.1 States of Pins in Master and Slave Modes	621
25.8	.2 SS Function in Master Mode	622
25.8	.3 SS Function in Slave Mode	622
25.8	.4 Relationship between Clock and Transmit/Receive Data	622
25.8	.5 SCI Initialization in Simple SPI Mode	623
25.8	.6 Transmission and Reception of Serial Data in Simple SPI Mode	623
25.9 B	it Rate Modulation Function	623
25.10 In	iterrupt Sources	624
25.1	0.1 Buffer Operation for SCIn_TXI and SCIn_RXI Interrupts (Non-FIFO Selected)	624
25.1	0.2 Buffer Operation for SCIn_TXI and SCIn_RXI Interrupts (FIFO Selected)	624
25.1	0.3 Interrupts in Asynchronous, Clock Synchronous, and Simple SPI Modes	624
25.1	0.4 Interrupts in Smart Card Interface Mode	626
25.1	0.5 Interrupts in Simple IIC Mode	627
25.11 E	vent Linking	627
25.12 A	ddress Non-match Event Output (SCI0_DCUF)	628
25.13 N	oise Cancellation Function	628
25.14 U	sage Notes	629
25.1	4.1 Settings for the Module-Stop Function	629
25.1	4.2 SCI Operation during Low Power State	629
25.1	4.3 Break Detection and Processing	634
25.1	4.4 Mark State and Production of Breaks	635
25.1	4.5 Receive Error Flags and Transmit Operation in Clock Synchronous Mode and Simple SPI Mode	635
25.1	4.6 Restrictions on Clock Synchronous Transmission in Clock Synchronous Mode and Simple SPI Mode	635
25.1	4.7 Restrictions on Using DTC	636
25.1	4.8 Notes on Starting Transfer	637
25.1	4.9 External Clock Input in Clock Synchronous Mode and Simple SPI Mode	637
25.1	4.10 Limitations on Simple SPI Mode	637
25.1	4.11 Notes on Transmit Enable Bit (SCR.TE)	638
25.1	4.12 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode	638
26. I2C Bu	s Interface (IIC)	639
26.1 O	verview	639

26.	2 Registe	r Descriptions	. 641
	26.2.1	ICCR1 : I ² C Bus Control Register 1	. 641
	26.2.2	ICCR2 : I ² C Bus Control Register 2	. 643
	26.2.3	ICMR1 : I ² C Bus Mode Register 1	. 646
	26.2.4	ICMR2 : I ² C Bus Mode Register 2	. 647
	26.2.5	ICMR3 : I ² C Bus Mode Register 3	. 648
	26.2.6	ICFER : I ² C Bus Function Enable Register	. 650
	26.2.7	ICSER : I ² C Bus Status Enable Register	.651
	26.2.8	ICIER : I ² C Bus Interrupt Enable Register	. 652
	26.2.9	ICSR1 : I ² C Bus Status Register 1	. 654
	26.2.10	ICSR2 : I ² C Bus Status Register 2	. 656
	26.2.11	ICWUR : I ² C Bus Wakeup Unit Register	.659
	26.2.12	ICWUR2 : I ² C Bus Wakeup Unit Register 2	.660
	26.2.13	SARLy : Slave Address Register Ly (y = 0 to 2)	. 661
	26.2.14	SARUy : Slave Address Register Uy (y = 0 to 2)	. 662
	26.2.15	ICBRL : I ² C Bus Bit Rate Low-Level Register	. 662
	26.2.16	ICBRH : I ² C Bus Bit Rate High-Level Register	. 663
	26.2.17	ICDRT : I ² C Bus Transmit Data Register	. 664
	26.2.18	ICDRR : I ² C Bus Receive Data Register	. 664
	26.2.19	ICDRS : I ² C Bus Shift Register	. 665
26.	3 Operati	on	.665
	26.3.1	Communication Data Format	. 665
	26.3.2	Initial Settings	. 666
	26.3.3	Master Transmit Operation	. 667
	26.3.4	Master Receive Operation	.671
	26.3.5	Slave Transmit Operation	. 676
	26.3.6	Slave Receive Operation	. 678
26.	4 SCL Sy	nchronization Circuit	. 680
26.	5 SDA Ou	utput Delay Function	.681
26.	6 Digital N	Noise Filter Circuits	.682
20.	Address	S Match Detection	. 683
	20.7.1	Detection of General Call Address	.003 686
	26.7.3	Device-ID Address Detection	687
	26.7.6	Host Address Detection	688
26.	8 Wakeur	> Function	.689
	26.8.1	Normal Wakeup Mode 1	. 690
	26.8.2	Normal Wakeup Mode 2	. 693

	26.8.3	Command Recovery Mode and EEP Response Mode (Special Wakeup Modes)	
	26.9 Autom	atic Low-Hold Function for SCL	
	26.9.1	Function to Prevent Wrong Transmission of Transmit Data	
	26.9.2	NACK Reception Transfer Suspension Function	
	26.9.3	Function to Prevent Failure to Receive Data	700
	26.10 Arbitra	tion-Lost Detection Functions	701
	26.10.1	Master Arbitration-Lost Detection (MALE Bit)	701
	26.10.2	Function to Detect Loss of Arbitration during NACK Transmission (NALE Bit)	
	26.10.3	Slave Arbitration-Lost Detection (SALE Bit)	704
	26.11 Start, F	Restart, and Stop Condition Issuing Function	705
	26.11.1	Issuing a Start Condition	705
	26.11.2	Issuing a Restart Condition	705
	26.11.3	Issuing a Stop Condition	707
	26.12 Bus Ha	anging	707
	26.12.1	Timeout Function	707
	26.12.2	Extra SCL Clock Cycle Output Function	708
	26.12.3	IIC Reset and Internal Reset	709
	26.13 SMBus	s Operation	709
	26.13.1	SMBus Timeout Measurement	710
	26.13.2	Packet Error Code (PEC)	711
	26.13.3	SMBus Host Notification Protocol (Notify ARP Master Command)	
	26.14 Interru	pt Sources	711
	26.14.1	Buffer Operation for IICn_TXI and IICn_RXI Interrupts	712
	26.15 State of	of Registers When Issuing Each Condition	712
	26.16 Event	Link Output	713
	26.16.1	Interrupt Handling and Event Linking	713
	26.17 Usage	Notes	714
	26.17.1	Settings for the Module-Stop Function	714
	26.17.2	Notes on Starting Transfer	714
27.	Controller A	Area Network (CAN) Module	
	27.1 Overvi	ew	715
	27.2 Registe	er Descriptions	717
	27.2.1	CTLR : Control Register	717
	27.2.2	BCR : Bit Configuration Register	720
	27.2.3	MKR[k] : Mask Register k (k = 0 to 7)	721
	27.2.4	FIDCRk : FIFO Received ID Compare Register k (k = 0, 1)	
	27.2.5	MKIVLR : Mask Invalid Register	723
	27.2.6	Mailbox Registers	723
	27.2.7	MIER : Mailbox Interrupt Enable Register	727
	27.2.8	MIER_FIFO : Mailbox Interrupt Enable Register for FIFO Mailbox Mode	727

	27	.2.9	MCTL_TX[j] : Message Control Register for Transmit (j = 0 to 31)	728	
	27	.2.10	MCTL_RX[j] : Message Control Register for Receive (j = 0 to 31)	730	
	27	.2.11	RFCR : Receive FIFO Control Register	732	
	27	.2.12	RFPCR : Receive FIFO Pointer Control Register	734	
	27	.2.13	TFCR : Transmit FIFO Control Register	735	
	27	.2.14	TFPCR : Transmit FIFO Pointer Control Register	736	
	27	.2.15	STR : Status Register	737	
	27	.2.16	MSMR : Mailbox Search Mode Register	739	
	27	.2.17	MSSR : Mailbox Search Status Register	739	
	27	.2.18	CSSR : Channel Search Support Register	740	
	27	.2.19	AFSR : Acceptance Filter Support Register	741	
	27	.2.20	EIER : Error Interrupt Enable Register	742	
	27	.2.21	EIFR : Error Interrupt Factor Judge Register	743	
	27	.2.22	RECR : Receive Error Count Register	745	
	27	.2.23	TECR : Transmit Error Count Register	746	
	27	.2.24	ECSR : Error Code Store Register	746	
	27	.2.25	TSR : Time Stamp Register	747	
	27	.2.26	TCR : Test Control Register	748	
	27.3	Operati	on Modes	749	
	27	.3.1	CAN Reset Mode	750	
	27	.3.2	CAN Halt Mode	751	
	27	.3.3	CAN Sleep Mode	752	
	27	.3.4	CAN Operation Mode (Excluding Bus-Off State)	752	
	27	.3.5	CAN Operation Mode (Bus-Off State)	753	
	27.4	Data Tr	ansfer Rate Configuration	753	
	27	.4.1	Clock Setting	753	
	27	.4.2	Bit Timing Setting	753	
	27	.4.3	Data Transfer Rate	754	
	27.5	Mailbox	and Mask Register Structure	754	
	27.6	Accepta	ance Filtering and Masking Functions	756	
	27.7	Recepti	ion and Transmission	758	
	27	.7.1	Reception	758	
	27	7.7.2	Transmission	760	
	27.8	Interrup	ots	761	
	27.9	Usage I	Notes	762	
	27	'.9.1	Settings for the Module-Stop State	762	
	27	.9.2	Settings for the Operating Clock	762	
28.	Seria	al Periph	neral Interface (SPI)		
	28.1	28.1 Overview			
	28.2	Registe	er Descriptions	765	
		-			

	28.2.1	SPCR : SPI Control Register	765
	28.2.2	SSLP : SPI Slave Select Polarity Register	767
	28.2.3	SPPCR : SPI Pin Control Register	767
	28.2.4	SPSR : SPI Status Register	768
	28.2.5	SPDR/SPDR_HA/SPDR_BY : SPI Data Register	770
	28.2.6	SPBR : SPI Bit Rate Register	772
	28.2.7	SPDCR : SPI Data Control Register	773
	28.2.8	SPCKD : SPI Clock Delay Register	774
	28.2.9	SSLND : SPI Slave Select Negation Delay Register	775
	28.2.10	SPND : SPI Next-Access Delay Register	775
	28.2.11	SPCR2 : SPI Control Register 2	776
	28.2.12	SPCMD0 : SPI Command Register 0	777
	28.3 Operat	tion	779
	28.3.1	Overview of SPI Operation	779
	28.3.2	Controlling the SPI Pins	780
	28.3.3	SPI System Configuration Examples	781
	28.3.4	Data Formats	
	28.3.5	Transfer Formats	795
	28.3.6	Data Transfer Modes	797
	28.3.7	Transmit Buffer Empty and Receive Buffer Full Interrupts	
	28.3.8	Error Detection	
	28.3.9	Initializing the SPI	
	28.3.10	SPI Operation	
	28.3.11	Clock Synchronous Operation	
	28.3.12	Loopback Mode	
	28.3.13	Self-Diagnosis of Parity Bit Function	
	28.3.14	Interrupt Sources	
	28.4 Event	Link Controller Event Output	
	28.4.1	Receive Buffer Full Event Output	
	28.4.2	Transmit Buffer Empty Event Output	
	28.4.3	Mode-Fault, Underrun, Overrun, or Parity Error Event Output	
	28.4.4	SPI Idle Event Output	
	28.4.5	Transmission-Completed Event Output	
	28.5 Usage	Notes	
	28.5.1	Settings for the Module-Stop State	
	28.5.2	Constraint on Low-Power Functions	
	28.5.3	Constraints on Starting Transfer	
	28.5.4	Constraints on Mode-Fault, Underrun, Overrun, or Parity Error Event Output	
	28.5.5	Constraints on the SPSR.SPRF and SPSR.SPTEF Flags	
29.	Cyclic Redu	undancy Check (CRC)	
	-		

	29.1	Overvie	W	. 825
	29.2	Registe	r Descriptions	. 826
	2	29.2.1	CRCCR0 : CRC Control Register 0	. 826
	2	29.2.2	CRCCR1 : CRC Control Register 1	. 827
	2	29.2.3	CRCDIR/CRCDIR_BY : CRC Data Input Register	. 827
	2	29.2.4	CRCDOR/CRCDOR_HA/CRCDOR_BY : CRC Data Output Register	. 828
	2	29.2.5	CRCSAR : Snoop Address Register	. 828
	29.3	Operatio	on	. 828
	2	29.3.1	Basic Operation	. 828
	2	29.3.2	CRC Snoop Function	. 832
	29.4	Usage N	Notes	. 833
	2	29.4.1	Settings for the Module-Stop State	. 833
	2	29.4.2	Note on Transmission	. 833
30.	12-	Bit A/D Co	onverter (ADC12)	. 834
	30.1	Overvie	W	. 834
	30.2	Registe	r Descriptions	. 838
	3	30.2.1	ADDRn : A/D Data Registers n (n = 0 to 14, 17 to 20)	. 838
	3	30.2.2	ADDBLDR : A/D Data Duplexing Register	. 839
	3	30.2.3	ADDBLDRn : A/D Data Duplexing Register n (n = A, B)	. 840
	3	30.2.4	ADTSDR : A/D Temperature Sensor Data Register	. 841
	3	30.2.5	ADOCDR : A/D Internal Reference Voltage Data Register	. 843
	3	30.2.6	ADCTDR : A/D CTSU TSCAP Voltage Data Register	. 844
	3	30.2.7	ADRD : A/D Self-Diagnosis Data Register	. 845
	3	30.2.8	ADCSR : A/D Control Register	. 846
	3	30.2.9	ADANSA0 : A/D Channel Select Register A0	. 850
	3	30.2.10	ADANSA1 : A/D Channel Select Register A1	. 851
	3	30.2.11	ADANSB0 : A/D Channel Select Register B0	. 851
	3	30.2.12	ADANSB1 : A/D Channel Select Register B1	. 852
	3	30.2.13	ADADS0 : A/D-Converted Value Addition/Average Channel Select Register 0	. 852
	3	30.2.14	ADADS1 : A/D-Converted Value Addition/Average Channel Select Register 1	. 854
	3	30.2.15	ADADC : A/D-Converted Value Addition/Average Count Select Register	. 854
	3	30.2.16	ADCER : A/D Control Extended Register	. 855
	3	30.2.17	ADSTRGR : A/D Conversion Start Trigger Select Register	. 856
	3	30.2.18	ADEXICR : A/D Conversion Extended Input Control Registers	. 858
	3	30.2.19	ADSSTRn/ADSSTRL/ADSSTRT/ADSSTRO : A/D Sampling State Register (n = 0 to 14).	. 859
	3	30.2.20	ADDISCR : A/D Disconnection Detection Control Register	. 860
	3	30.2.21	ADACSR : A/D Conversion Operation Mode Select Register	. 861
	3	30.2.22	ADGSPCR : A/D Group Scan Priority Control Register	. 861
	3	30.2.23	ADCMPCR : A/D Compare Function Control Register	. 862
	3	30.2.24	ADCMPANSR0 : A/D Compare Function Window A Channel Select Register 0	. 864

3	0.2.25	ADCMPANSR1 : A/D Compare Function Window A Channel Select Register 1	. 864
3	0.2.26	ADCMPANSER : A/D Compare Function Window A Extended Input Select Register	. 865
3	0.2.27	ADCMPLR0 : A/D Compare Function Window A Comparison Condition Setting Register 0	.865
3	0.2.28	ADCMPLR1 : A/D Compare Function Window A Comparison Condition Setting Register 1	.866
3	0.2.29	ADCMPLER : A/D Compare Function Window A Extended Input Comparison Condition Setting Register.	.867
3	0.2.30	ADCMPDRn : A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register (n = 0, 1)	. 868
3	0.2.31	ADWINnLB : A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register (n = L, U)	. 869
3	0.2.32	ADCMPSR0 : A/D Compare Function Window A Channel Status Register 0	. 870
3	0.2.33	ADCMPSR1 : A/D Compare Function Window A Channel Status Register1	. 871
3	0.2.34	ADCMPSER : A/D Compare Function Window A Extended Input Channel Status Register	.872
3	0.2.35	ADCMPBNSR : A/D Compare Function Window B Channel Select Register	. 873
3	0.2.36	ADCMPBSR : A/D Compare Function Window B Status Register	. 874
3	0.2.37	ADWINMON : A/D Compare Function Window A/B Status Monitor Register	. 875
3	0.2.38	ADHVREFCNT : A/D High-Potential/Low-Potential Reference Voltage Control Register	. 876
30.3	Operati	on	. 877
3	0.3.1	Scanning Operation	. 877
3	0.3.2	Single Scan Mode	. 877
3	0.3.3	Continuous Scan Mode	. 882
3	0.3.4	Group Scan Mode	. 884
3	0.3.5	Compare Function for Windows A and B	. 893
3	0.3.6	Analog Input Sampling and Scan Conversion Time	. 897
3	0.3.7	Usage Example of A/D Data Register Automatic Clearing Function	. 899
3	0.3.8	A/D-Converted Value Addition/Average Mode	. 900
3	0.3.9	Disconnection Detection Assist Function	. 900
3	0.3.10	Starting A/D Conversion with an Asynchronous Trigger	. 902
3	0.3.11	Starting A/D Conversion with a Synchronous Trigger from a Peripheral Module	. 903
30.4	Interrup	t Sources and DTC Transfer Requests	. 903
3	0.4.1	Interrupt Requests	. 903
30.5	Event L	ink Function	. 904
3	0.5.1	Event Output to the ELC	. 904
3	0.5.2	ADC12 Operation through an Event from the ELC	. 904
30.6	Selectir	ng Reference Voltage	.905
30.7	A/D Co Referer	nversion Procedure When Selecting Internal Reference Voltage as High-Potential nce Voltage	.905
30.8	Usage I	Notes	.905
3	0.8.1	Constraints on Setting the Registers	. 905

30	.8.2	Constraints on Reading the Data Registers	905
30	.8.3	Constraints on Stopping A/D Conversion	906
30).8.4	A/D Conversion Restart and Termination Timing	908
30	.8.5	Constraints on Scan End Interrupt Handling	908
30	.8.6	Settings for the Module-Stop Function	908
30).8.7	Notes on Entering the Low-Power States	908
30	8.8.	Error in Absolute Accuracy When Disconnection Detection Assistance Is in Use	908
30	.8.9	ADHSC Bit Rewriting Procedure	908
30	.8.10	Constraints on Operating Modes and Status Bits	909
30).8.11	Notes on Board Design	909
30	.8.12	Constraints on Noise Prevention	909
30	.8.13	Port Settings When Using the ADC12 Input	910
30	.8.14	Notes on Canceling Software Standby Mode	910
12-B	it D/A C	onverter (DAC12)	911
31.1	Overvie	₹₩	911
31.2	Registe	Pr Descriptions	912
31	.2.1	DADR0 : D/A Data Register 0	912
31	.2.2	DACR : D/A Control Register	912
31	.2.3	DADPR : DADR0 Format Select Register	913
31	.2.4	DAADSCR : D/A A/D Synchronous Start Control Register	913
31	.2.5	DAVREFCR : D/A VREF Control Register	914
31.3	Operati	on	914
31	.3.1	Reducing Interference between D/A and A/D Conversion	915
31.4	Event L	ink Operation Setting Procedure	917
31	.4.1	DA0 Event Link Operation Setting Procedure	917
31.5	Usage	Notes on Event Link Operation	917
31.6	Usage	Notes	917
31	.6.1	Settings for the Module-Stop Function	917
31	.6.2	DAC12 Operation in the Module-Stop State	917
31	.6.3	DAC12 Operation in Software Standby Mode	917
31	.6.4	Constraint on Usage When Interference Reduction between D/A and A/D Conversion Is Enabled	s 917
Tem	perature	∋ Sensor (TSN)	918
32.1	Overvie	?W	918
32.2	Registe	r Descriptions	918
32	2.2.1	TSCDR : Temperature Sensor Calibration Data Register	918
32.3	Using th	he Temperature Sensor	919
32	2.3.1	Preparation for Using the Temperature Sensor	919
32	2.3.2	Procedures for Using the Temperature Sensor	920
	30 30 30 30 30 30 30 30 30 30	30.8.2 30.8.3 30.8.4 30.8.5 30.8.6 30.8.7 30.8.8 30.8.9 30.8.10 30.8.11 30.8.12 30.8.13 30.8.14 12-Bit D/A C 31.1 Overvie 31.2 Registe 31.2.1 31.2.2 31.2.3 31.2.4 31.2.5 31.3 Operati 31.3.1 31.4 Event L 31.4.1 31.5 Usage 31.6.1 31.6.1 31.6.2 31.6.3 31.6.4 Temperature 32.1 Overvie 32.2 Registe 32.2.1 32.3 Using th 32.3.1 32.3.2	30.8.2 Constraints on Reading the Data Registers

33.	Low	Power /	Analog Comparator (ACMPLP)	. 921
	33.1	Overvie	•W	.921
	33.2	Registe	r Descriptions	. 923
	33	3.2.1	COMPMDR : ACMPLP Mode Setting Register	. 923
	33	3.2.2	COMPFIR : ACMPLP Filter Control Register	. 924
	33	3.2.3	COMPOCR : ACMPLP Output Control Register	. 924
	33.3	Operati	on	. 925
	33.4	Noise F	ilter	. 927
	33.5	ACMPL	P Interrupts	. 928
	33.6	ELC Ev	ent Output	. 929
	33.7	Interrup	t Handling and ELC Linking	. 929
	33.8	Compa	rator Pin Output	. 929
	33.9	Usage I	Notes	. 929
	33	3.9.1	Module-Stop Function Settings	. 929
34.	Cap	acitive S	ensing Unit (CTSU2)	. 930
	34.1	Overvie	w	.930
	34.2	Registe	r Descriptions	. 932
	34	4.2.1	CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/CTSUCR0 : CTSU Control Register A	. 932
	34	4.2.2	CTSUCRB/CTSUCRBH/CTSUCRBL/CTSUDCLKC/CTSUSST/CTSUSDPRS : CTSU Control Register B	937
	34	4.2.3	CTSUMCH/CTSUMCHH/CTSUMCHL/CTSUMFAF/CTSUMCH1/CTSUMCH0 : CTSU Measurement Channel Register	939
	34	4.2.4	CTSUCHACA/CTSUCHACAH/CTSUCHACAL/CTSUCHAC3/CTSUCHAC2/ CTSUCHAC1/CTSUCHAC0 · CTSU Channel Enable Control Register A	. 941
	34	425	CTSUCHACB/CTSUCHACBI /CTSUCHAC4 · CTSU Channel Enable Control Register B	942
	34	4.2.6	CTSUCHTRCA/CTSUCHTRCAH/CTSUCHTRCAL/CTSUCHTRC3/CTSUCHTRC2/ CTSUCHTRC1/CTSUCHTRC0 : CTSU Channel Transmit/Receive Control Register A	. 943
	34	4.2.7	CTSUCHTRCB/CTSUCHTRCBL/CTSUCHTRC4 : CTSU Channel Transmit/Receive Control Register B	. 944
	34	4.2.8	CTSUSR/CTSUSRH/CTSUSRL/CTSUSR2/CTSUST/CTSUSR0 : CTSU Status Register	945
	34	4.2.9	CTSUSO/CTSUSO1/CTSUSO0 : CTSU Sensor Offset Register	. 948
	34	4.2.10	CTSUSCNT/CTSUSC : CTSU Sensor Counter Register	. 949
	34	4.2.11	CTSUCALIB/CTSUDBGR1/CTSUDBGR0 : CTSU Calibration Register	. 950
	34	4.2.12	CTSUSUCLKA/CTSUSUCLK1/CTSUSUCLK0 : CTSU Sensor Unit Clock Control Register A	. 953
	34	4.2.13	CTSUSUCLKB/CTSUSUCLK3/CTSUSUCLK2 : CTSU Sensor Unit Clock Control Register B	. 954
	34	4.2.14	CTSUCFCCNT/CTSUCFCCNTL : CTSU CFC Counter Register	. 955
	34	4.2.15	CTSUTRIMA : CTSU Trimming Register A	. 955
	34	4.2.16	CTSUTRIMB : CTSU Trimming Register B	. 956
35.	Data	o Operati	ion Circuit (DOC)	. 957

	35.1	Overvie	ew	957
	35.2	DOC R	Register Descriptions	957
	35	5.2.1	DOCR : DOC Control Register	957
	35	5.2.2	DODIR : DOC Data Input Register	958
	35	5.2.3	DODSR : DOC Data Setting Register	959
	35.3	Operat	ion	959
	35	5.3.1	Data Comparison Mode	959
	35	5.3.2	Data Addition Mode	959
	35	5.3.3	Data Subtraction Mode	960
	35.4	Interrup	pt Source	960
	35.5	Output	of an Event Signal to the Event Link Controller (ELC)	961
	35.6	Usage	Notes	961
	35	5.6.1	Settings for the Module-Stop State	961
36	. SRA	M		
	36.1	Overvie	ew	
	36.2	Registe	er Descriptions	
	36	5.2.1	PARIOAD : SRAM Parity Error Operation After Detection Register	
	36	5.2.2	SRAMPRCR : SRAM Protection Register	
	36	5.2.3	ECCMODE : ECC Operating Mode Control Register	
	36	5.2.4	ECC2STS : ECC 2-Bit Error Status Register	
	36	6.2.5	ECC1STSEN : ECC 1-Bit Error Information Update Enable Register	
	36	6.2.6	ECC1STS : ECC 1-Bit Error Status Register	
	36	6.2.7	ECCPRCR : ECC Protection Register	
	36	5.2.8	ECCPRCR2 : ECC Protection Register 2	
	36	6.2.9	ECCETST : ECC Test Control Register	
	36	6.2.10	ECCOAD : SRAM ECC Error Operation After Detection Register	
	36	6.2.11	Trace Control (for the MTB)	967
	36	6.2.12	CoreSight (for MTB)	967
	36.3	Operat	ion	967
	36	5.3.1	ECC Function	967
	36	5.3.2	ECC Error Generation	968
	36	5.3.3	ECC Decoder Testing	968
	36	5.3.4	Parity Calculation Function	969
	36	6.3.5	SRAM Error Sources	971
	36	5.3.6	Access Cycle	972
	36	5.3.7	Low-Power Function	972
	36.4	Usage	Notes	972
	36	6.4.1	Instruction Fetch from the SRAM Area	972
	36	6.4.2	SRAM Store Buffer	972

37.	FI	asł	n Memor	ſŷ	.973
	37.	1	Overviev	w	.973
	37.	2	Memory	Structure	.974
	37.	3	Register	r Descriptions	.975
		37	.3.1	DFLCTL : Data Flash Control Register	.975
		37	.3.2	PFBER : Prefetch Buffer Enable Register	.976
		37	.3.3	FENTRYR : Flash P/E Mode Entry Register	.976
		37	.3.4	FPR : Protection Unlock Register	.977
		37	.3.5	FPSR : Protection Unlock Status Register	.977
		37	.3.6	FPMCR : Flash P/E Mode Control Register	.978
		37	.3.7	FISR : Flash Initial Setting Register	.979
		37	.3.8	FRESETR : Flash Reset Register	.980
		37	.3.9	FASR : Flash Area Select Register	.980
		37	.3.10	FCR : Flash Control Register	.981
		37	.3.11	FEXCR : Flash Extra Area Control Register	.982
		37	.3.12	FSARH : Flash Processing Start Address Register H	. 984
		37	.3.13	FSARL : Flash Processing Start Address Register L	.985
		37	.3.14	FEARH : Flash Processing End Address Register H	.985
		37	.3.15	FEARL : Flash Processing End Address Register L	.986
		37	.3.16	FWBL0 : Flash Write Buffer Register L0	.986
		37	.3.17	FWBH0 : Flash Write Buffer Register H0	.986
		37	.3.18	FRBL0 : Flash Read Buffer Register L0	.987
		37	.3.19	FRBH0 : Flash Read Buffer Register H0	.987
		37	.3.20	FSTATR1 : Flash Status Register 1	.987
		37	.3.21	FSTATR2 : Flash Status Register 2	.988
		37	.3.22	FEAMH : Flash Error Address Monitor Register H	.989
		37	.3.23	FEAML : Flash Error Address Monitor Register L	.989
		37	.3.24	FSCMR : Flash Start-Up Setting Monitor Register	.990
		37	.3.25	FAWSMR : Flash Access Window Start Address Monitor Register	.990
		37	.3.26	FAWEMR : Flash Access Window End Address Monitor Register	.991
		37	.3.27	UIDRn : Unique ID Registers n (n = 0 to 3)	.991
		37	.3.28	PNRn : Part Numbering Register n (n = 0 to 3)	.991
		37	.3.29	MCUVER : MCU Version Register	.992
	37.	4	Instructi	on Prefetch from Flash Memory	.992
	37.	5	Operatir	ום Modes Associated with the Flash Memory	.992
		37	.5.1	ID Code Protection	.993
	37.	6	Overvie	w of Functions	.994
		37	.6.1	Configuration Area Bit Map	.996
		37	.6.2	Startup Area Select	.996
		37	.6.3	Protection by Access Window	.997

	37.7 Progra	Imming Commands	
	37.8 Suspe	nd Operation	
	37.9 Protect	tion	
	37.9.1	Startup Program Protection	
	37.9.2	Area Protection	
	37.10 Serial	Programming Mode	
	37.10.1	SCI Boot Mode	
	37.11 Using	a Serial Programmer	
	37.11.1	Serial Programming	
	37.12 Self-Pr	rogramming	
	37.12.1	Overview	
	37.12.2	Background Operation	
	37.13 Progra	Imming and Erasure	
	37.13.1	Sequencer Modes	
	37.13.2	Software Commands	
	37.13.3	Software Command Usage	
	37.14 Readir	ng the Flash Memory	
	37.14.1	Reading the Code Flash Memory	
	37.14.2	Reading the Data Flash Memory	
	37.15 Usage	Notes	
	37.15.1	Erase Suspended Area	
	37.15.2	Constraints on Additional Writes	
	37.15.3	Reset during Programming and Erasure	
	37.15.4	Non-Maskable Interrupt Disabled during Programming and Erasure	
	37.15.5	Location of Interrupt Vectors during Programming and Erasure	
	37.15.6	Programming and Erasure in Subosc-Speed Operating Mode	
	37.15.7	Abnormal Termination during Programming and Erasure	
	37.15.8	Actions Prohibited during Programming and Erasure	
	37.15.9	Flash-IF clock (ICLK) during Program/Erase	
38.	AES Engine		
	38.1 Overvi	ew	
	38.2 Module	e Construction	
39.	. True Rando	m Number Generator (TRNG)	
	39.1 Overvi	ew	
40.	. Internal Vol	tage Regulator	
	40.1 Overvi	ew	
	40.2 Operat	tion	
	40.3 Usage	Notes	
41.	Electrical C	haracteristics	
41.1 Absolu	ite Maximum Ratings		
-------------------------	---	------	
41.2 DC Ch	aracteristics		
41.2.1	Tj/Ta Definition		
41.2.2	I/O VIH, VIL		
41.2.3	I/O IOH, IOL		
41.2.4	I/O VOH, VOL, and Other Characteristics		
41.2.5	Operating and Standby Current		
41.2.6	VCC Rise and Fall Gradient and Ripple Frequency		
41.3 AC Ch	aracteristics		
41.3.1	Frequency		
41.3.2	Clock Timing		
41.3.3	Reset Timing		
41.3.4	Wakeup Time		
41.3.5	NMI and IRQ Noise Filter	1047	
41.3.6	I/O Ports, POEG, GPT, AGT, KINT, and ADC12 Trigger Timing		
41.3.7	CAC Timing		
41.3.8	SCI Timing		
41.3.9	SPI Timing		
41.3.10	IIC Timing		
41.3.11	CLKOUT Timing		
41.4 ADC12	2 Characteristics		
41.5 DAC12	2 Characteristics		
41.6 TSN C	haracteristics		
41.7 OSC S	Stop Detect Characteristics		
41.8 POR a	and LVD Characteristics		
41.9 CTSU	Characteristics		
41.10 Compa	arator Characteristics		
41.11 Flash I	Memory Characteristics		
41.11.1	Code Flash Memory Characteristics		
41.11.2	Data Flash Memory Characteristics		
41.11.3	Serial Wire Debug (SWD)		
41.12 DCDC	Characteristics		
Appendix 1. Po	ort States in each Processing Mode	1089	
Appendix 2. Pa	ckage Dimensions		
Appendix 3. I/C) Registers	1100	
3.1 Periph	eral Base Addresses	1100	
3.2 Access	s Cycles	1101	
3.3 Registe	er Descriptions	1103	
Revision History	/	1118	

CENESAS

Renesas RA2L1 Group

User's Manual

Ultra low power 48 MHz Arm[®] Cortex[®]-M23 core, up to 256-KB code flash memory, 32 KB SRAM, Capacitive Sensing Unit (CTSU2), 12-bit A/D Converter, 12-bit D/A Converter, Security and Safety features.

Features

- Arm Cortex-M23 Core
 - Armv8-M architecture
 - Maximum operating frequency: 48 MHz
 - Arm Memory Protection Unit (Arm MPU) with 8 regions
 - Debug and Trace: DWT, FPB, CoreSight[™] MTB-M23
 CoreSight Debug Port: SW-DP

Memory

- Up to 256-KB code flash memory
- 8-KB data flash memory (100,000 program/erase (P/E) cycles)
- 32 KB SRAM
- Memory protection units • 128-bit unique ID
- Connectivity
 - Serial Communications Interface (SCI) × 5
 - Asynchronous interfaces
 - 8-bit clock synchronous interface
 - Simple IICSimple SPI

 - Smart card interface
 - Serial Peripheral Interface (SPI) × 2
 - I²C bus interface (IIC) × 2
 - CAN module (CAN)

Analog

- 12-bit A/D Converter (ADC12)
- 12-bit D/A Converter (DAC12)
- Low-Power Analog Comparator (ACMPLP) × 2
- Temperature Sensor (TSN)
- Timers
 - General PWM Timer 32-bit (GPT32) × 4
 - General PWM Timer 16-bit (GPT16) × 6
 - Low Power Asynchronous General Purpose Timer (AGT) × 2
 - Watchdog Timer (WDT)

Safety

- ECC in SRAM
- SRAM parity error check
- Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC) Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG) ٠
- Independent Watchdog Timer (IWDT)
 GPIO readback level detection
- Register write protection Main oscillator stop detection
- Illegal memory access

Security and Encryption

- AES128/256
- True Random Number Generator (TRNG)

System and Power Management

- · Low power modes
- Switching regulator
- Realtime Clock (RTC)
- Event Link Controller (ELC)
- Data Transfer Controller (DTC)
 Key Interrupt Function (KINT)
- Power-on rese
- Low Voltage Detection (LVD) with voltage settings
- Human Machine Interface (HMI)
- Capacitive Sensing Unit (CTSU2)

Multiple Clock Sources

- Main clock oscillator (MOSC) (1 to 20 MHz)
 Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz)

- Middle-speed on-chip oscillator (MOCO) (8 MHz)
 Low-speed on-chip oscillator (LOCO) (32.768 kHz)
 Clock trim function for HOCO/MOCO/LOCO
 IWDT-dedicated on-chip oscillator (15 kHz)

- · Clock out support
- Up to 85 pins for general I/O ports
- 5-V tolerance, open drain, input pull-up

Operating Voltage

- VCC: 1.6 to 5.5 V
- Operating Temperature and Packages
 - Ta = -40° C to $+85^{\circ}$ C
- Ta = -40°C to +85°C 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) 80-pin LQFP (12 mm × 12 mm, 0.5 mm pitch) 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch) 48-pin LQFP (17 mm × 7 mm, 0.50 mm pitch) 48-pin HWQFN (7 mm × 7 mm, 0.50 mm pitch) Ta = -40°C to +105°C 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) 80-pin LQFP (12 mm × 12 mm, 0.5 mm pitch) 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch) 48-pin LQFP (7 mm × 7 mm, 0.50 mm pitch) 48-pin HWQFN (7 mm × 7 mm, 0.50 mm pitch)



1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm[®]-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex[®]-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 256-KB code flash memory
- 32-KB SRAM
- 12-bit A/D Converter (ADC12)
- 12-bit D/A Converter (DAC12)
- Security features

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M23 core	 Maximum operating frequency: up to 48 MHz Arm Cortex-M23 core: Revision: r1p0-00rel0 Armv8-M architecture profile Single-cycle integer multiplier 19-cycle integer divider Arm Memory Protection Unit (Arm MPU): Armv8 Protected Memory System Architecture 8 protect regions SysTick timer: Driven by SYSTICCLK (LOCO) or ICLK

Table 1.2 Memory

Feature	Functional description
Code flash memory	Maximum 256 KB of code flash memory. See section 37, Flash Memory.
Data flash memory	8 KB of data flash memory. See section 37, Flash Memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset. See section 6, Option-Setting Memory.
SRAM	On-chip high-speed SRAM with either parity bit or Error Correction Code (ECC). See section 36, SRAM.

Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	Two operating modes: • Single-chip mode • SCI boot mode See section 3, Operating Modes.
Resets	The MCU provides 13 resets. Table 5.1 lists the reset names and sources. See section 5, Resets.
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds. See section 7, Low Voltage Detection (LVD).



Table 1.3 System (2 of 2)

Feature	Functional description
Clocks	 Main clock oscillator (MOSC) Sub-clock oscillator (SOSC) High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) IWDT-dedicated on-chip oscillator (IWDTLOCO) Clock out support See section 8, Clock Generation Circuit.
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated. See section 9, Clock Frequency Accuracy Measurement Circuit (CAC).
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts. See section 12, Interrupt Controller Unit (ICU).
Key Interrupt Function (KINT)	The key interrupt function (KINT) generates the key interrupt by detecting rising or falling edge on the key interrupt input pins. See section 18, Key Interrupt Function (KINT).
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. See section 10, Low Power Modes.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR). See section 11, Register Write Protection.
Memory Protection Unit (MPU)	The MCU has four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided. See section 14, Memory Protection Unit (MPU).
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt or watchdog timer reset. See section 23, Watchdog Timer (WDT).
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers. See section 24, Independent Watchdog Timer (IWDT).

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention. See section 16, Event Link Controller (ELC).

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request. See section 15, Data Transfer Controller (DTC).



Table 1.6 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with GPT32 × 4 channels and a 16-bit timer with GPT16 × 6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 20, General PWM Timer (GPT).
Port Output Enable for GPT (POEG)	The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state See section 19, Port Output Enable for GPT (POEG).
Low power Asynchronous General Purpose Timer (AGT)	The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register. See section 21, Low Power Asynchronous General Purpose Timer (AGT).
Realtime Clock (RTC)	The RTC has two operation modes, normal operation mode and low-consumption clock mode. In each of the operation mode, the RTC has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar. See section 22, Realtime Clock (RTC).

Table 1.7 Communication interfaces

Feature	Functional description
Serial Communications Interface (SCI)	 The Serial Communications Interface (SCI) × 5 channels have asynchronous and synchronous serial interfaces: Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) 8-bit clock synchronous interface Simple IIC (master-only) Simple SPI Smart card interface The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. SCIn (n = 0) has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. See section 25, Serial Communications Interface (SCI).
I ² C bus interface (IIC)	The I ² C bus interface (IIC) has 2 channels. The IIC module conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions. See section 26, I2C Bus Interface (IIC).
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) has 2 channels. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. See section 28, Serial Peripheral Interface (SPI).
Control Area Network (CAN)	The Controller Area Network (CAN) module uses a message-based protocol to receive and transmit data between multiple slaves and masters in electromagnetically noisy applications. The module complies with the ISO 11898-1 (CAN 2.0A/CAN 2.0B) standard and supports up to 32 mailboxes, which can be configured for transmission or reception in normal mailbox and FIFO modes. Both standard (11-bit) and extended (29-bit) messaging formats are supported. The CAN module requires an additional external CAN transceiver. See section 27, Controller Area Network (CAN) Module.

Table 1.8Analog (1 of 2)

Feature	Functional description
12-bit A/D Converter (ADC12)	A 12-bit successive approximation A/D converter is provided. Up to 19 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion. See section 30, 12-Bit A/D Converter (ADC12).
12-bit D/A Converter (DAC12)	A 12-bit D/A converter (DAC12) is provided. See section 31, 12-Bit D/A Converter (DAC12).



Table 1.8 Analog (2 of 2)

Feature	Functional description
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application. See section 32, Temperature Sensor (TSN).
Low-Power Analog Comparator (ACMPLP)	The Low-Power Analog Comparator (ACMPLP) compares a reference input voltage with an analog input voltage. Comparator channels ACMPLP0 and ACMPLP1 are independent of each other. The comparison result of the reference input voltage and analog input voltage can be read by software. The comparison result can also be output externally. The reference input voltage can be selected from either an input to the CMPREFi (i = 0, 1) pin or from the internal reference voltage (Vref) generated internally in the MCU. The ACMPLP response speed can be set before starting an operation. Setting high-speed mode decreases the response delay time, but increases current consumption. Setting low-speed mode increases the response delay time, but decreases current consumption. See section 33, Low Power Analog Comparator (ACMPLP).

Table 1.9 Human machine interfaces

Feature	Functional description
Capacitive Sensing Unit (CTSU2)	The Capacitive Sensing Unit (CTSU2) measures the electrostatic capacitance of the sensor. Changes in the electrostatic capacitance are determined by software that enables the CTSU to detect whether a finger is in contact with the sensor. The electrode surface of the sensor is usually enclosed with a dielectric film so that a finger does not come into direct contact with the electrode. See section 34, Capacitive Sensing Unit (CTSU2).

Table 1.10Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows to monitor the access to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer. See section 29, Cyclic Redundancy Check (CRC).
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated. See section 35, Data Operation Circuit (DOC).

Table 1.11 Security

Feature	Functional description
AES	See section 38, AES Engine.
True Random Number Generator (TRNG)	See section 39, True Random Number Generator (TRNG).



Table 1.12 I/O ports

Feature	Functional description
I/O ports	 I/O ports for the 100-pin LQFP I/O pins: 82 Input pins: 3 Pull-up resistors: 82 N-ch open-drain outputs: 65 5-V tolerance: 5 I/O ports for the 80-pin LQFP I/O pins: 66 Input pins: 3 Pull-up resistors: 66 N-ch open-drain outputs: 51 5-V tolerance: 5 I/O ports for the 64-pin LQFP I/O ports for the 64-pin LQFP I/O pins: 50 Input pins: 3 Pull-up resistors: 50 N-ch open-drain outputs: 37 5-V tolerance: 5 I/O ports for the 48-pin LQFP/HWQFN I/O pins: 34 Input pins: 3 Pull-up resistors: 34 N-ch open-drain outputs: 23



1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.



Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.13 shows a list of products.







Table	1.13	Product list

Product part number	Package code	Code flash	Data flash	SRAM	Operating temperature
R7FA2L1AB3CFP	PLQP0100KB-B	256 KB	8 KB	32 KB	-40 to +105°C
R7FA2L1AB3CFN	PLQP0080KB-B				
R7FA2L1AB3CFM	PLQP0064KB-C PLQP0064KL-A				
R7FA2L1AB3CFL	PLQP0048KB-B PLQP0048KL-A				
R7FA2L1AB3CNE	PWQN0048KC-A				
R7FA2L1AB2DFP	PLQP0100KB-B				-40 to +85°C
R7FA2L1AB2DFN	PLQP0080KB-B				
R7FA2L1AB2DFM	PLQP0064KB-C PLQP0064KL-A				
R7FA2L1AB2DFL	PLQP0048KB-B PLQP0048KL-A				
R7FA2L1AB2DNE	PWQN0048KC-A				
R7FA2L1A93CFP	PLQP0100KB-B	128 KB	8 KB	32 KB	-40 to +105°C
R7FA2L1A93CFN	PLQP0080KB-B				
R7FA2L1A93CFM	PLQP0064KB-C PLQP0064KL-A				
R7FA2L1A93CFL	PLQP0048KB-B PLQP0048KL-A				
R7FA2L1A93CNE	PWQN0048KC-A				
R7FA2L1A92DFP	PLQP0100KB-B				-40 to +85°C
R7FA2L1A92DFN	PLQP0080KB-B				
R7FA2L1A92DFM	PLQP0064KB-C PLQP0064KL-A				
R7FA2L1A92DFL	PLQP0048KB-B PLQP0048KL-A				
R7FA2L1A92DNE	PWQN0048KC-A				



1.4 Function Comparison

Table 1.14 Function comparison

Parts number		R7FA2L1A BxxFP	R7FA2L1A 9xxFP	R7FA2L1A BxxFN	R7FA2L1A 9xxFN	R7FA2L1A BxxFM	R7FA2L1A 9xxFM	R7FA2L1A BxxFL R7FA2L1A BxxNE	R7FA2L1A 9xxFL R7FA2L1A 9xxNE						
Pin count		1	00	8	30	6	64	48							
Package		LQFP	LQFP	LQFP	LQFP	LQFP	LQFP	LQFP/QFN	LQFP/QFN						
Code flash mer	mory	256 KB	128 KB	256 KB	128 KB	256 KB	128 KB	256 KB	128 KB						
Data flash men	nory				8	KB									
SRAM					32	KB									
	Parity	16 КВ													
	ECC				16	KB									
System	CPU clock	48 MHz													
	Sub-clock oscillator		Yes												
	ICU		Yes												
	KINT	8 5													
Event control	ELC				Y	es									
DMA	DTC				Y	es									
Timers	GPT32		4												
	GPT16	6 3													
	AGT	2													
	RTC	Yes													
	WDT/IWDT	Yes													
Communicatio	SCI	5													
n	IIC		2												
	SPI				:	2									
	CAN				Y	es									
Analog	ADC12	1	9	1	17	1	13		9						
	DAC12					1									
	ACMPLP				:	2									
	TSN				Y	es									
HMI	CTSU		3	32		3	30	20							
Data	CRC				Y	es									
processing	DOC				Y	es									
Security			AES and TRNG												
I/O ports	I/O pins	8	32	6	6	Ę	50	3	34						
	Input pins	:	3	:	3		3		3						
	Pull-up resistors	8	32	6	6	Ę	50	34							
	N-ch open- drain outputs	6	35	5	51	3	37	2	23						
	5-V tolerance		5	!	5		5		4						



1.5 Pin Functions

Table 1.15Pin functions (1 of 3)

Function	Signal	I/O	Description					
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1 - μ F capacitor. Place the capacitor close to the pin.					
	VCL	1/0	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.					
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).					
	VCC_DCDC	Input	Switching regulator power supply pin					
	VLO	I/O	Switching regulator pin					
	VSS_DCDC	Input	Switching regulator ground pin. Connect it to the system power supply (0 V).					
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input					
	EXTAL	Input	through the EXTAL pin.					
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal					
	XCOUT	Output	resonator between XCOUT and XCIN.					
	CLKOUT	Output	Clock output pin					
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.					
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.					
CAC	CACREF	Input	Measurement reference clock input pin					
On-chip debug	SWDIO	I/O	Serial wire debug data input/output pin					
	SWCLK	Input	Serial wire clock pin					
Interrupt	NMI	Input	Non-maskable interrupt request pin					
	IRQ0 to IRQ7	Input	Maskable interrupt request pins					
GPT	GTETRGA, GTETRGB	Input	External trigger input pins					
	GTIOCnA (n = 0 to 9), GTIOCnB (n = 0 to 9)	I/O	Input capture, output compare, or PWM output pins					
	GTIU	Input	Hall sensor input pin U					
	GTIV	Input	Hall sensor input pin V					
	GTIW	Input	Hall sensor input pin W					
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)					
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)					
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)					
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)					
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)					
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)					
AGT	AGTEE0, AGTEE1	Input	External event input enable signals					
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins					
	AGTO0, AGTO1	Output	Pulse output pins					
	AGTOA0, AGTOA1	Output	Output compare match A output pins					
	AGTOB0, AGTOB1	Output	Output compare match B output pins					



Table 1.15Pin functions (2 of 3)

Function	Signal	I/O	Description
RTC	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock
SCI	SCKn (n = 0 to 3, 9)	I/O	Input/output pins for the clock (clock synchronous mode)
	RXDn (n = 0 to 3, 9)	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXDn (n = 0 to 3, 9)	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTSn_RTSn (n = 0 to 3, 9)	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low.
	SCLn (n = 0 to 3, 9)	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDAn (n = 0 to 3, 9)	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCKn (n = 0 to 3, 9)	I/O	Input/output pins for the clock (simple SPI mode)
	MISOn (n = 0 to 3, 9)	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSIn (n = 0 to 3, 9)	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SSn (n = 0 to 3, 9)	Input	Chip-select input pins (simple SPI mode), active-low
IIC	SCLn (n = 0, 1)	I/O	Input/output pins for the clock
	SDAn (n = 0, 1)	I/O	Input/output pins for data
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master
	MISOA, MISOB	I/O	Input or output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection
CAN	CRX0	Input	Receive data
	CTX0	Output	Transmit data
Analog power supply	AVCC0	Input	Analog voltage supply pin for the ADC12, DAC12
	AVSS0	Input	Analog ground pin for the ADC12, DAC12
	VREFH0	Input	Analog reference voltage supply pin for the ADC12. Connect this pin to AVCC0 when not using the ADC12.
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to AVSS0 when not using the ADC12.
ADC12	AN000 to AN014, AN017 to AN020	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0	Input	Input pin for the external trigger signals that start the A/D conversion, active-low.
DAC12	DA0	Output	Output pin for the analog signals processed by the D/A converter.
ACMPLP	VCOUT	Output	Comparator output pin
	CMPREF0, CMPREF1	Input	Reference voltage input pins
	CMPIN0, CMPIN1	Input	Analog voltage input pins
CTSU	TS00, TS02-CFC, TS04 to TS07, TS08-CFC to TS16-CFC, TS17, TS18, TS21 to TS25, TS26-CFC to TS35-CFC	Input	Capacitive touch detection pins (touch pins)
	TSCAP		Secondary power supply pin for the touch driver
KINT	KR00 to KR07	Input	Key interrupt input pins



Table 1.15	Pin functions (3 of 3)
------------	------------------------

Function	Signal	I/O	Description
I/O ports	P000 to P008, P010 to P015	I/O	General-purpose input/output pins
	P100 to P115	I/O	General-purpose input/output pins
	P200	Input	General-purpose input pin
	P201 to P208, P212, P213	I/O	General-purpose input/output pins
	P214, P215	Input	General-purpose input pins
	P300 to P307	I/O	General-purpose input/output pins
	P400 to P415	I/O	General-purpose input/output pins
	P500 to P505	I/O	General-purpose input/output pins
	P600 to P603, P608 to P610	I/O	General-purpose input/output pins
	P708, P714	I/O	General-purpose input/output pins
	P808, P809	I/O	General-purpose input/output pins



1.6 Pin Assignments

Figure 1.3 to Figure 1.7 show the pin assignments from the top view.























1. Overview

1.7 Pin Lists

Table 1.16Pin list (1 of 4)

Num	1.					Timers				Commun	nication int	erfaces		Analogs		H		
LQFP100	LQFP80	LQFP64	LQFP48/QFN48	Power, System, Clock, Debug, CAC	I/O ports	AGT	GPT_OPS, POEG	GPT	RTC	CAN	SCI	2	SPI	ADC12	DAC12	ACMPLP	CTSU	Interrupt
1	1	1	1	CACREF _C	P400	AGTIO1_ C	-	GTIOC6A _A	-	-	SCK0_B/ SCK1_B	SCL0_A	-	-	-	-	-	IRQ0_A
2	2	2	2	_	P401	-	GTETRG A_B	GTIOC6B _A	_	CTX0_B	CTS0_RT S0_B/ SS0_B/ TXD1_B/ MOSI1_B/ SDA1_B	SDA0_A	_	_	_	_	-	IRQ5
3	3	3	-	-	P402	AGTIO0_ E/ AGTIO1_ D	-	-	-	CRX0_B	RXD1_B/ MISO1_B/ SCL1_B	-	-	-	_	-	TS18	IRQ4
4	4	4	-	-	P403	AGTIO0_ F/ AGTIO1_ E	-	GTIOC3A _ ^B	-	-	CTS1_RT S1_B/ SS1_B	-	-	-	-	-	TS17	-
5	-	-	-	-	P404	-	-	GTIOC3B _B	-	-	-	-	-	-	-	-	-	-
6	-	-	-	-	P405	-	-	GTIOC1A _B	-	-	-	-	-	-	-	-	-	-
7	5	-	-	-	P406	-	-	GTIOC1B _B	-	-	-	-	-	-	_	-	-	-
8	6	-	-	-	P714	-	_	-	_	_	-	_	-	-	_	-	-	-
9	7	5	3	VCL	-	-	-	-	-	-	-	-	-	-	-	-	-	-
10	8	6	4	XCIN	P215	-	—	-	_	_	-	-	-	-	-	-	_	-
11	9	7	5	хсоит	P214	-	-	-	-	-	-	-	-	-	-	-	-	-
12	10	8	6	VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-
13	11	9	7	XTAL	P213	-	GTETRG A_D	GTIOC0A _D	-	-	TXD1_A/ MOSI1_A/ SDA1_A	-	-	-	_	-	-	IRQ2_B
14	12	10	8	EXTAL	P212	AGTEE1	GTETRG B_D	GTIOC0B _D	-	-	RXD1_A/ MISO1_A/ SCL1_A	-	-	-	_	-	-	IRQ3_B
15	13	11	9	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-
16	14	-	_	-	P708	-	-	-	-	-	RXD1_D/ MISO1_D /SCL1_D	-	SSLA3_B	-	_	-	-	-
17	15	-	-	-	P415	-	-	GTIOC0A _ ^C	-	-	-	-	SSLA2_B	-	_	-	-	-
18	-	-	-	-	P414	-	-	GTIOC0B _C	-	-	-	-	SSLA1_B	-	-	-	-	-
19	-	-	-	-	P413	_	GTOUUP _ ^B	-	-	-	CTS0_RT S0_E/ SS0_E	-	SSLA0_B	-	_	-	-	-
20	-	-	-	-	P412	-	GTOULO _ ^B	-	-	-	SCK0_E	-	RSPCKA _ ^B	-	-	-	-	-
21	16	12	_	-	P411	AGTOA1	GTOVUP _B	GTIOC9A _A	-	-	TXD0_B/ MOSI0_B/ SDA0_B/ CTS3_RT S3_A/ SS3_A	-	MOSIA_B	-	-	-	TS07	IRQ4_B
22	17	13	-	-	P410	AGTOB1	GTOVLO _ ^B	GTIOC9B _A	_	_	RXD0_B/ MISO0_B/ SCL0_B/ SCK3_A	_	MISOA_B	-	_	-	TS06	IRQ5_B
23	18	14	10	_	P409	_	GTOWUP _B	GTIOC5A _ ^B		_	TXD3_A/ MOSI3_A/ SDA3_A		_	_			TS05	IRQ6_B
24	19	15	11	-	P408	-	GTOWLO _B	GTIOC5B _B	-		CTS1_RT S1_D/ SS1_D/ RXD3_A/ MISO3_A/ SCL3_A	SCL0_C	-	-	_	-	TS04	IRQ7_B
25	20	16	12	-	P407	C AGTIO0_	-	-	RICOUT	-	S0_D/ S0_D/ SS0_D	SDA0_B	SSLB3_A	B	-	-	-	-



Table 1.16 Pin list (2 of 4)

Num	ı.		r			Timers				Commun	nication int	erfaces		Analogs	Analogs		нмі	
LQFP100	LQFP80	LQFP64	LQFP48/QFN48	Power, System, Clock, Debug, CAC	I/O ports	AGT	GPT_OPS, POEG	GPT	RTC	CAN	sci	일	SPI	ADC12	DAC12	ACMPLP	CTSU	Interrupt
26	21	17	13	VSS_DC DC	-	-	-	-	-	-	-	-	-	-	-	-	-	-
27	22	18	14	VLO	-	-	-	-	-	-	-	-	-	-	-	-	-	-
28	23	19	15	VCC_DC DC	-	-	-	-	-	-	-	-	-	-	-	-	-	-
29	24	20	16	-	P208	AGTOB0_ A	-	-	-	-	-	-	-	-	-	-	-	-
30	25	21	17	-	P207	-	-	-	-	-	_	-	-	-	-	-	_	-
31	26	22	18	-	P206	-	GTIU_A	-	-	-	RXD0_D/ MISO0_D /SCL0_D	SDA1_A	SSLB1_A	-	-	-	-	IRQ0
32	27	23	_	CLKOUT_ A	P205	AGTO1	GTIV_A	GTIOC4A _B	-	-	TXD0_D/ MOSI0_D /SDA0_D/ CTS9_RT S9_A/ SS9_A	SCL1_A	SSLB0_A	-	-	-	-	IRQ1
33	28	24	-	CACREF _A	P204	AGTIO1_ A	GTIW_A	GTIOC4B _B	-	-	SCK0_D/ SCK9_A	SCL0_B	RSPCKB _A	-	-	-	TS00	-
34	_	_	_	-	P203	_	_	_	_	_	CTS2_RT S2_A/ SS2_A/ TXD9_A/ MOSI9_A/ SDA9_A	_	MOSIB_A	_	_	_	-	_
35	-	_	_	-	P202	-	-	-	-	_	SCK2_A/ RXD9_A/ MISO9_A/ SCL9_A	-	MISOB_A	-	-	-	-	-
36	-	-	_	VSS		-	-	-	-	-	-	-	-	-	-	-	-	
37	-	-	-	VCC	-	-	-	-	-	-	-	-	-	-	-	-	-	-
38	29	25	19	RES	-	-	-	-	-	-	-	-	-	-	-	-	-	
39	30	26	20	MD	P201	-	-	-	-	-	-	-	-	-	-	-	-	-
40	31	27	21	-	P200	-	-	-	-	-	-	-	-	-	-	-	-	NMI
41	-	-	-	-	P307	-	-	-	-	-	-	-	-	-	-	-	-	-
42	32	-	_	_	P305	-	-	-	-	-	-	-	-	-	-	-	-	
40	34	28	_	_	P304		_	GTIOC7A		_	_		_	_		_	_	-
	-							_A										
45	35	-	-	-	P808	-	-	-	-	-	-	-	-	-	-	-	-	
46	36	-	-	-	P809	-	-	-	-	-	-	-	-	-	-	-	-	-
47	37	29	_	-	P303	-	-	GTIOC7B _A	-	-	-	-	-	-	-	-	TS02- CFC	-
48	38	30	22	-	P302	-	GTOUUP _ ^A	GTIOC4A _ ^A	-	-	TXD2_A/ MOSI2_A/ SDA2_A	-	SSLB3_B	-	-	-	TS08- CFC	IRQ5_A
49	39	31	23	-	P301	AGTIO0_ D	GTOULO _A	GTIOC4B _A	-	-	RXD2_A/ MISO2_A/ SCL2_A/ CTS9_RT S9_D/ SS9_D	-	SSLB2_B	-	-	-	TS09- CFC	IRQ6_A
50	40	32	24	SWCLK	P300	-	GTOUUP _C	GTIOC0A _A	-	-	-	-	SSLB1_B	-	-	-	-	-
51	41	33	25	SWDIO	P108	-	GTOULO _ ^C	GTIOC0B _A	-	-	CTS9_RT S9_B/ SS9_B	-	SSLB0_B	-	-	-	-	-
52	42	34	26	CLKOUT_ B	P109	-	GTOVUP _ ^A	GTIOC1A _ ^A	-	CTX0_A	SCK1_E/ TXD9_B/ MOSI9_B/ SDA9_B	-	MOSIB_B	-	-	-	TS10- CFC	-
53	43	35	27	_	P110	_	GTOVLO _A	GTIOC1B _A	_	CRX0_A	CTS2_RT S2_B/ SS2_B/ RXD9_B/ MISO9_B/ SCL9_B	_	MISOB_B	_	_	VCOUT	TS11- CFC	IRQ3_A
54	44	36	28	-	P111	AGTOA0	-	GTIOC3A _A	-	-	SCK2_B/ SCK9_B	-	RSPCKB _B	-	-	-	TS12- CFC	IRQ4_A



Table 1.16 Pin list (3 of 4)

Num	•					Timers				Commun	nication int	erfaces		Analogs		нмі		
LQFP100	LQFP80	LQFP64	LQFP48/QFN48	Power, System, Clock, Debug, CAC	I/O ports	AGT	GPT_OPS, POEG	GPT	RTC	CAN	sci	2	SPI	ADC12	DAC12	ACMPLP	CTSU	Interrupt
55	45	37	29	_	P112	AGTOB0	-	GTIOC3B _A	-	-	SCK1_D/ TXD2_B/ MOSI2_B/ SDA2_B	-	SSLB0_C	_	-	-	TSCAP-C	-
56	46	38	-	-	P113	-	-	GTIOC2A _C	-	-	_	-	-	-	-	-	TS27- CFC	-
57	47	-	-	-	P114	-	-	GTIOC2B _C	-	-	-	-	-	-	-	-	TS29- CFC	-
58	48	-	-	-	P115	-	-	GTIOC4A _C	-	-	-	-	-	-	-	-	TS35- CFC	-
59	-	-	-	-	P608	-	-	GTIOC4B _C	-	-	-	-	-	-	-	-	-	-
60	-	-	-	-	P609	-	-	GTIOC5A _C	-	-	-	-	-	-	-	-	-	-
61	-	-	-	-	P610	-	-	GTIOC5B _C	-	—	_	-	-	-	-	_	-	-
62	49	39	30	VCC	-	-	-	-	-	-	-	-	-	—	-	-	-	-
63	50	40	31	VSS	-	-	-	-	-	-	-	-	-	-	-	-	-	-
64	_	-	_	-	P603	-	-	GTIOC7A _ ^B	-	-	CTS9_RT S9_C/ SS9_C	-	-	-	-	-	-	-
65	_	-	-	-	P602	-	-	GTIOC7B _B	-	-	TXD9_C/ MOSI9_C /SDA9_C	-	-	-	-	-	-	-
66	51	-	-	-	P601	-	-	GTIOC6A _ ^C	-	-	RXD9_C/ MISO9_C /SCL9_C	-	-	_	-	-	-	-
67	52	-	-	-	P600	-	-	GTIOC6B _C	-	-	SCK9_C	-	-	-	-	-	-	-
68	53	41	-	-	P107	-	-	GTIOC8A _ ^A	-	-	_	-	-	-	-	_	-	KR07
69	54	42	-	-	P106	-	-	GTIOC8B _A	-	-	-	-	SSLA3_A	-	-	-	-	KR06
70	55	43	-	-	P105	-	GTETRG A_C	GTIOC1A _C	-	-	-	-	SSLA2_A	-	-	-	TS34- CFC	KR05/ IRQ0_B
71	56	44	32	_	P104	-	GTETRG B_B	GTIOC1B _C	-	-	RXD0_C/ MISO0_C /SCL0_C	-	SSLA1_A	_	-	-	TS13- CFC	KR04/ IRQ1_B
72	57	45	33	-	P103	-	GTOWUP _A	GTIOC2A _A	-	CTX0_C	CTS0_RT S0_A/ SS0_A	-	SSLA0_A	-	-	CMPREF 1	TS14- CFC	KR03
73	58	46	34	_	P102	AGTO0	GTOWLO _A	GTIOC2B _A	_	CRX0_C	SCK0_A/ TXD2_D/ MOSI2_D /SDA2_D	_	RSPCKA _A	ADTRG0_ A	_	CMPIN1	TS15- CFC	KR02
74	59	47	35	-	P101	AGTEE0	GTETRG B_A	GTIOC5A _A	_	_	TXD0_A/ MOSI0_A/ SDA0_A/ CTS1_RT S1_A/ SS1_A	SDA1_B	MOSIA_A	-	_	CMPREF 0	TS16- CFC	KR01/ IRQ1_A
75	60	48	36	_	P100	AGTIO0_ A	GTETRG A_A	GTIOC5B _A	_	_	RXD0_A/ MISO0_A/ SCL0_A/ SCK1_A	SCL1_B	MISOA_A	_	_	CMPIN0	TS26- CFC	KR00/ IRQ2_A
76	61	49	37	-	P500	-	GTIU_B	GTIOC2A _B	-	-	-	-	-	-	-	-	-	-
77	62	50	-	-	P501	-	GTIV_B	GTIOC2B _B	-	-	TXD1_C/ MOSI1_C /SDA1_C	-	-	AN017	-	-	-	-
78	63	51	-	-	P502	-	GTIW_B	GTIOC3B _C	-	-	RXD1_C/ MISO1_C /SCL1_C	-	-	AN018	-	-	-	-
79	64	-	-	-	P503	-	GTETRG A_E	-	-	-	SCK1_C	-	-	AN019	-	-	-	-
80	65	-	-	-	P504	-	GTETRG B_E	-	-	-	CTS1_RT S1_C/ SS1_C	-	-	AN020	-	-	-	-
81	-	-	-	-	P505	-	-	-	-	-	-	-	-	-	-	-	-	-
82	-	-	-	VCC	-	_	_	_	_	_	_	_	_	_	_	_	_	_



Table 1.16Pin list (4 of 4)

Num.			Timers				Communication interfaces			Analogs			нмі					
LQFP100	LQFP80	LQFP64	LQFP48/QFN48	Power, System, Clock, Debug, CAC	I/O ports	AGT	GPT_OPS, POEG	GРТ	RTC	CAN	sci	S	SPI	ADC12	DAC12	ACMPLP	CTSU	Interrupt
83	-	-	-	VSS	-	—	—	-	—	—	—	-	-	-	-	-	-	-
84	66	52	38	-	P015	-	-	-	-	-	-	-	-	AN010	-	-	TS28- CFC	IRQ7_A
85	67	53	39	-	P014	-	-	-	-	-	-	-	-	AN009	DA0	-	-	-
86	68	54	40	_	P013	-	-	-	-	-	_	-	-	AN008	-	-	TS33- CFC	-
87	69	55	41	_	P012	_	_	-	_	_	_	_	-	AN007	-	-	TS32- CFC	_
88	70	56	42	AVCC0	-	—	_	-	—	—	_	-	-	-	-	-	-	-
89	71	57	43	AVSS0	-	—	_	-	—	_	_	-	-	-	-	-	-	-
90	72	58	44	VREFL0	P011	-	-	-	-	-	-	-	-	AN006	-	-	TS31- CFC	-
91	73	59	45	VREFH0	P010	-	-	-	-	-	_	-	-	AN005	-	-	TS30- CFC	-
92	-	-	-	—	P008	—	—	-	—	—	—	-	-	AN014	-	-	-	-
93	-	-	-	-	P007	—	—	-	—	—	—	-	-	AN013	-	-	-	-
94	74	-	-	-	P006	—	—	-	—	—	-	-	-	AN012	-	-	-	-
95	75	-	-	_	P005	-	_	-	-	_	_	-	-	AN011	-	-	-	-
96	76	60	-	_	P004	—	—	_	_	—	_	-	-	AN004	-	-	TS25	IRQ3
97	77	61	-	-	P003	-	-	-	-	-	-	-	-	AN003	-	-	TS24	-
98	78	62	46	-	P002	-	—	-	-	—	-	-	-	AN002	-	-	TS23	IRQ2
99	79	63	47	-	P001	-	-	-	-	-	-	-	-	AN001	-	-	TS22	IRQ7
100	80	64	48	-	P000	-	-	-	-	-	-	-	-	AN000	-	-	TS21	IRQ6

Note: Several pin names have the added suffix of _A, _B, _C, _D, _E and _F. The suffix can be ignored when assigning functionality.



2. CPU

The MCU is based on the $Arm^{\textcircled{R}}$ Cortex R-M23 core.

2.1 Overview

2.1.1 CPU

- Arm Cortex-M23
 - Revision: r1p0-00rel0
 - Armv8-M architecture profile
 - Main Extension is not implemented
 - Single-cycle integer multiplier
 - 19-cycle integer divider
- Memory Protection Unit (MPU)
 - Armv8 Protected Memory System Architecture
 - 8 protected regions
- SysTick timer
 - Driven by SYSTICCLK (LOCO) or ICLK

See reference 1. and reference 2. in section 2.8. References for details.

2.1.2 Debug

- Arm[®] CoreSightTM MTB-M23
 - Revision: r0p0-00rel0
 - Buffer size: 1 KB of 16-KB MTB SRAM
- Data Watchpoint Unit (DWT)
 - 2 comparators for watchpoints
- Flash Patch and Break point Unit (FPB)
 - 4 instruction comparators
- CoreSight Debug Access Port (DAP)
 - Serial Wire-Debug Port (SW-DP)
- Debug Register Module (DBGREG)
 - Reset control
 - Halt control

See reference 1. and reference 2. in section 2.8. References for details.

2.1.3 Operating Frequency

The operating frequencies for the MCU are as follows:

- CPU: maximum 48 MHz
- Serial Wire Debug (SWD) interface: maximum 12.5 MHz

2.1.4 Block Diagram

Figure 2.1 shows a block diagram of the Cortex-M23 core.





2.2 Implementation Options

Table 2.1 shows the implementation options of the MCU.

Table 2.1	Implementation	options	(1 of 2)
-----------	----------------	---------	----------

Option	Implementation
Non-secure MPU	Included, 8 protect regions
Secure MPU	Not included
Security extension	Not included
Single-cycle multiplier	Included
Divider	Included, 19 cycles
Number of interrupts	32
Number of Wakeup Interrupt Controllers (WIC)	Not included
Cross Trigger Interface (CTI)	Not included
Micro Trace Buffer (MTB)	Included
Embedded Trace Macrocell (ETM)	Not included
Multi-drop support for serial wire	Not supported
Sleep mode power saving	Sleep mode and other low power modes are supported. For more details, see section 10, Low Power Modes. Note: SCB.SCR.SLEEPDEEP is ignored.
Endianness	Little-endian



2. CPU	

Table 2.1Implementation options (2 of 2)

Option	Implementation				
SysTick	Included				
SYST_CALIB register (0x4000_0147)	Bit [31] = 0 Bit [30] = 1 Bits [29:24] = 0x00 Bits [23:0] = 0x000147	Reference clock provided TENMS value is inexact Reserved TENMS: (32768 × 10 ms) - 1/32.768 kHz = 326.66 decimal = 327 with skew = 0x000147			
Event input/output	Not implemented				
System reset request output	The SYSRESETREQ bit in Application Interrupt and Reset Control Register causes a CPU reset				
Auxiliary fault inputs (AUXFAULT)	Not implemented				

2.3 SWD Interface

Table 2.2 shows the SWD pins.

Table 2.2 SWD pins

Name I/O		Function	When not in use	
SWCLK	Input	Serial wire clock pin	Pull-up	
SWDIO	I/O	Serial wire data I/O pin	Pull-up	

2.4 Debug Function

2.4.1 Debug Mode Definition

Table 2.3 shows the CPU debug modes and usage conditions.

Table 2.3CPU debug mode and conditions

Conditions		Mode			
OCD connect ^{*1}	SWD authentication	Debug mode	Debug authentication ^{*2}		
Not connected	—	User mode	Disabled		
Connected	Failed	User mode	Disabled		
Connected	Passed	OCD mode	Enabled		

Note 1. OCD connect is determined by the CDBGPWRUPREQ bit output in the SWJ-DP register. The bit can only be written by the OCD. However, the level of the bit can be confirmed by reading the DBGSTR.CDBGPWRUPREQ bit.

Note 2. Debug authentication is defined by the Armv8-M Architecture. Enabled means that both invasive and non-invasive CPU debugging are permitted. Disabled means that both are not permitted.

2.4.2 Debug Mode Effects

This section describes the effects of debug mode, which occur both internally and externally to the CPU.

2.4.2.1 Low power mode

All CoreSight debug components can store the register settings even when the CPU enters Software Standby, or Snooze mode. However, AHB-AP cannot respond to On-Chip Debug (OCD) access in these low power modes. The OCD must wait for cancellation of the low power mode to access the CoreSight debug components. To request low power mode cancellation, the OCD can set the DBIRQ bit in the MCUCTRL register. For details, see section 2.5.6.3. MCUCTRL : MCU Control Register.

2.4.2.2 Reset

In OCD mode, some resets depend on the CPU status and the DBGSTOPCR register setting.



	Control in On-Chip Debug (OCD) mode			
Reset or interrupt name	OCD break mode	OCD run mode		
RES pin reset	Same as user mode			
Power-on reset	Same as user mode			
Independent watchdog timer reset/interrupt	Does not occur ^{*1}	Depends on DBGSTOPCR setting		
Watchdog timer reset/interrupt	Does not occur ^{*1}	Depends on DBGSTOPCR setting		
Voltage monitor 0 reset	Depends on DBGSTOPCR setting			
Voltage monitor 1 reset/interrupt	Depends on DBGSTOPCR setting			
Voltage monitor 2 reset/interrupt	Depends on DBGSTOPCR setting			
SRAM parity error reset/interrupt	Depends on DBGSTOPCR setting			
SRAM ECC error reset/interrupt	Depends on DBGSTOPCR setting			
Bus master MPU error reset/interrupt	Same as user mode			
Bus slave MPU error reset/interrupt	Same as user mode			
CPU stack pointer error reset/interrupt	Same as user mode			
Software reset	Same as user mode			

Note: In OCD break mode, the CPU is halted. In OCD run mode, the CPU is in OCD mode and the CPU is not halted. Note 1. The IWDT and WDT always stop in this mode.

2.5 Programmers Model

2.5.1 Address Spaces

The MCU debug system includes two CoreSight Access Ports (AP):

- AHB-AP, which is connected to the CPU bus matrix and has the same access to the system address space as the CPU
- APB-AP, which has a dedicated address space (OCD address space) and is connected to the OCDREG registers.

Figure 2.2 shows a block diagram of the AP connection and address spaces.



Figure 2.2 SWD authentication block diagram

For debugging purposes, there are two register modules, DBGREG and OCDREG. DBGREG is located in the system address space and can be accessed from the OCD emulator, the CPU, and other bus masters in the MCU. OCDREG is located in the OCD address space and can only be accessed from the OCD tool. The CPU and other bus masters cannot access OCDREG.

RENESAS

In the system address space, the Cortex-M23 core has a Private Peripheral Bus (PPB) that can only be accessed from the CPU and OCD emulator. Table 2.5 shows the address map of the MCU.

Component name	Start address	End address	Note
DWT	0xE000_1000	0xE000_1FFF	See reference 2.
FPB	0xE000_2000	0xE000_2FFF	See reference 2.
SCS	0xE000_E000	0xE000_EFFF	See reference 2.

 Table 2.5
 Cortex-M23 peripheral address map

2.5.3 External Debug Address Map

In the system address space, the Cortex-M23 core has external debug components. These components can be accessed from the CPU and other bus masters through the system bus. Table 2.6 shows the address map of the Cortex-M23 external debug components.

 Table 2.6
 External debug address map

Component name	Start address	End address	Note
MTB (SRAM area)	0x2000_4000	0x2000_7FFF	MTB uses up to 1 KB as trace buffer See reference 6. in section 2.8. References.
MTB (SFR area)	0x4001_9000	0x4001_9FFF	See reference 6. in section 2.8. References.
ROM Table	0x4001_A000	0x4001_AFFF	See reference 6. in section 2.8. References.

2.5.4 CoreSight ROM Table

The MCU contains one CoreSight ROM Table, which lists all components implemented in the user area.

2.5.4.1 ROM entries

Table 2.7 shows the ROM entries in the CoreSight ROM Table. The OCD emulator can use the ROM entries to determine which components are implemented in a system. See reference 4. for details.

#	Address	Access size	R/W	Value	Target module pointer
0	0x4001_A000	32 bits	R	0x9FFF4003	SCS
1	0x4001_A004	32 bits	R	0x9FFE7003	DWT
2	0x4001_A008	32 bits	R	0x9FFE8003	FPB
3	0x4001_A00C	32 bits	R	0xFFFFF003	МТВ
4	0x4001_A010	32 bits	R	0x0000000	End of entries

Table 2.7 CoreSight ROM Table

2.5.4.2 CoreSight component registers

The CoreSight ROM Table lists the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.8 shows the registers. See reference 5. in section 2.8. References for details of each register.

Table 2.8CoreSight component registers in the CoreSight ROM Table (1 of 2)

Name	Address	Access size	R/W	Initial value
DEVTYPE	0xE00F_FFCC	32 bits	R	0x0000001
PID4	0xE00F_FFD0	32 bits	R	0x0000004
PID5	0xE00F_FFD4	32 bits	R	0x0000000
PID6	0xE00F_FFD8	32 bits	R	0x0000000



		(/	
Address	Access size	R/W	Initial value
0xE00F_FFDC	32 bits	R	0x0000000
0xE00F_FFE0	32 bits	R	0x0000002F
0xE00F_FFE4	32 bits	R	0x0000030
0xE00F_FFE8	32 bits	R	0x000000A
0xE00F_FFEC	32 bits	R	0x0000000
0xE00F_FFF0	32 bits	R	0x000000D
0xE00F_FFF4	32 bits	R	0x0000010
	Address 0xE00F_FFDC 0xE00F_FFE0 0xE00F_FFE4 0xE00F_FFE8 0xE00F_FFEC 0xE00F_FFF0 0xE00F_FFF4	AddressAccess size0xE00F_FFDC32 bits0xE00F_FFE032 bits0xE00F_FFE432 bits0xE00F_FFE832 bits0xE00F_FFEC32 bits0xE00F_FFF032 bits0xE00F_FFF432 bits	AddressAccess sizeR/W0xE00F_FFDC32 bitsR0xE00F_FFE032 bitsR0xE00F_FFE432 bitsR0xE00F_FFE832 bitsR0xE00F_FFEC32 bitsR0xE00F_FFEC32 bitsR0xE00F_FFF032 bitsR0xE00F_FFF432 bitsR

R

R

 Table 2.8
 CoreSight component registers in the CoreSight ROM Table (2 of 2)

2.5.5 DBGREG Module

Base address: DBG = 0x4001_B000

CID2

CID3

The DBGREG module controls the debug functionalities and is implemented as a CoreSight-compliant component.

32 bits

32 bits

Table 2.9 shows the DBGREG registers other than the CoreSight component registers.

Table 2.9 Non-CoreSight DBGREG registers

Name		DAP port	Address	Access size	R/W
Debug Status Register	DBGSTR	Port 0	0x4001_B000	32 bits	R
Debug Stop Control Register	DBGSTOPCR	Port 0	0x4001_B010	32 bits	R/W

2.5.5.1 DBGSTR : Debug Status Register

0xE00F_FFF8

0xE00F_FFFC

Offset address:	0x00															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	CDBG PWRU PACK	CDBG PWRU PREQ	_	_	_	_	_	_	_	_	_	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	—	_	_	_	_		—	—	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
27:0	—	These bits are read as 0.	R
28	CDBGPWRUPREQ	Debug power-up request 0: OCD is not requesting debug power up 1: OCD is requesting debug power up	R
29	CDBGPWRUPACK	Debug power-up acknowledge 0: Debug power-up request is not acknowledged 1: Debug power-up request is acknowledged	R
31:30	—	These bits are read as 0.	R

The DBGSTR register is a status register which indicates the state of the debug power-up request to the MCU from the emulator.

0x0000005

0x00000B1



2.5.5.2 DBGSTOPCR : Debug Stop Control Register

Base address: DBG = 0x4001_B000

Offset address: 0x10

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	DBGS TOP_ RECC R	DBGS TOP_ RPER	_	_	_	_	_	DBGS TOP_L VD2	DBGS TOP_L VD1	DBGS TOP_L VD0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	DBGS TOP_ WDT	DBGS TOP_I WDT
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bit	Symbol	Function	R/W
0	DBGSTOP_IWDT	Mask bit for IWDT reset/interrupt in the OCD run mode In the OCD break mode, the reset/interrupt is masked and IWDT counter is stopped, regardless of this bit value.	R/W
		0: Enable IWDT reset/interrupt1: Mask IWDT reset/interrupt and stop IWDT counter	
1	DBGSTOP_WDT	Mask bit for WDT reset/interrupt in the OCD run mode In the OCD break mode, the reset/interrupt is masked and WDT counter is stopped, regardless of this bit value.	R/W
		0: Enable WDT reset/interrupt1: Mask WDT reset/interrupt and stop WDT counter	
15:2	—	These bits are read as 0. The write value should be 0.	R/W
16	DBGSTOP_LVD0	Mask bit for LVD0 reset	R/W
		0: Enable LVD0 reset 1: Mask LVD0 reset	
17	DBGSTOP_LVD1	Mask bit for LVD1 reset/interrupt	R/W
		0: Enable LVD1 reset/interrupt 1: Mask LVD1 reset/interrupt	
18	DBGSTOP_LVD2	Mask bit for LVD2 reset/interrupt	R/W
		0: Enable LVD2 reset/interrupt 1: Mask LVD2 reset/interrupt	
23:19	—	These bits are read as 0. The write value should be 0.	R/W
24	DBGSTOP_RPER	Mask bit for SRAM parity error reset/interrupt	R/W
		0: Enable SRAM parity error reset/interrupt 1: Mask SRAM parity error reset/interrupt	
25	DBGSTOP_RECCR	Mask bit for SRAM ECC error reset/interrupt	R/W
		0: Enable SRAM ECC error reset/interrupt 1: Mask SRAM ECC error reset/interrupt	
31:26	-	These bits are read as 0. The write value should be 0.	R/W

The Debug Stop Control Register (DBGSTOPCR) controls the functional stop in OCD mode. All bits in the register are regarded as 0 when the MCU is not in OCD mode.

2.5.5.3 DBGREG CoreSight component registers

The DBGREG module provides the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.10 shows the registers. See reference 4. in section 2.8. References for details of each register.



Name	Address	Access size	R/W	Initial value
PID4	0x4001_BFD0	32 bits	R	0x0000004
PID5	0x4001_BFD4	32 bits	R	0x0000000
PID6	0x4001_BFD8	32 bits	R	0x0000000
PID7	0x4001_BFDC	32 bits	R	0x0000000
PID0	0x4001_BFE0	32 bits	R	0x0000005
PID1	0x4001_BFE4	32 bits	R	0x0000030
PID2	0x4001_BFE8	32 bits	R	0x000001A
PID3	0x4001_BFEC	32 bits	R	0x0000000
CID0	0x4001_BFF0	32 bits	R	0x000000D
CID1	0x4001_BFF4	32 bits	R	0x000000F0
CID2	0x4001_BFF8	32 bits	R	0x0000005
CID3	0x4001_BFFC	32 bits	R	0x000000B1

Table 2.10 DBGREG CoreSight component registers

2.5.6 OCDREG Module

The OCDREG module are only accessible by the On-Chip Debug (OCD) emulator. OCDREG is implemented as a CoreSight-compliant component.

Table 2.11 lists the OCDREG registers.

Name		DAP port	Address	Access size	R/W
ID Authentication Code Register 0	IAUTH0	Port 1	0x8000_0000	32 bits	W
ID Authentication Code Register 1	IAUTH1	Port 1	0x8000_0100	32 bits	W
ID Authentication Code Register 2	IAUTH2	Port 1	0x8000_0200	32 bits	W
ID Authentication Code Register 3	IAUTH3	Port 1	0x8000_0300	32 bits	W
MCU Status Register	MCUSTAT	Port 1	0x8000_0400	32 bits	R
MCU Control Register	MCUCTRL	Port 1	0x8000_0410	32 bits	R/W

Note: OCDREG is located in the dedicated OCD address space. This address map is independent from the system address map. See section 2.5.2. Cortex-M23 Peripheral Address Map.

2.5.6.1 IAUTHn : ID Authentication Code Register (n = 0 to 3)

Four authentication registers are provided for writing the 128-bit key. These registers must be written in sequential order from IAUTHn (n = 0 to 3).

The initial value of the registers is all 0xFFFFFFF. This means that SWD access is initially permitted when the ID code in the OSIS register has the initial value. See section 2.7.1. Unlock ID Code.





2.5.6.2 MCUSTAT : MCU Status Register

Base address: CPU_OCD = 0x8000_0000

Offset address: 0x400

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	CPUS TOPC LK	CPUS LEEP	AUTH
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1/0*1	1/0 ^{*1}	0

Bit	Symbol	Function	
0	AUTH	Authentication status 0: Authentication failed 1: Authentication succeeded	R
1	CPUSLEEP	Sleep mode status 0: CPU is not in Sleep mode 1: CPU in Sleep mode	
2	CPUSTOPCLK	CPU clock status 0: CPU clock is not stopped. 1: CPU clock is stopped.	
31:3	—	These bits are read as 0.	

Note 1. Depends on the MCU status.

2.5.6.3 MCUCTRL : MCU Control Register

Base address:	CPU_O	CD = 0x8	8000_00	00												
Offset address:	0x410															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	—	_	-	_	_	_	—	—	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	DBIRQ	_		_			_	_	EDBG RQ
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	EDBGRQ	External Debug Request	R/W
		 Writing 1 to the bit causes a CPU halt. When the EDBGRQ bit is set to 0 or the CPU is halted, the EDBGRQ bit is cleared. 0: Debug event not requested 1: Debug event requested 	
7:1	—	These bits are read as 0. The write value should be 0.	R/W
8	DBIRQ	Debug Interrupt Request Writing 1 to the bit wakes up the MCU from low power mode. The condition can be cleared by writing 0 to the DBIRQ bit.	R/W
		0: Debug interrupt not requested 1: Debug interrupt requested	



Bit	Symbol	Function	R/W			
31:9	—	These bits are read as 0. The write value should be 0.	R/W			

Note: Set DBIRQ and EDBGRQ to the same value.

2.5.6.4 OCDREG CoreSight component registers

The OCDREG module provides the CoreSight component registers defined in the Arm CoreSight architecture.

Table 2.12 shows the registers. See reference 4. in section 2.8. References for details of each register.

Name	Address	Access size	R/W	Initial value
PID4	0x8000_0FD0	32 bits	R	0x00000004
PID5	0x8000_0FD4	32 bits	R	0x0000000
PID6	0x8000_0FD8	32 bits	R	0x0000000
PID7	0x8000_0FDC	32 bits	R	0x0000000
PID0	0x8000_0FE0	32 bits	R	0x0000004
PID1	0x8000_0FE4	32 bits	R	0x0000030
PID2	0x8000_0FE8	32 bits	R	0x000000A
PID3	0x8000_0FEC	32 bits	R	0x0000000
CID0	0x8000_0FF0	32 bits	R	0x000000D
CID1	0x8000_0FF4	32 bits	R	0x000000F0
CID2	0x8000_0FF8	32 bits	R	0x0000005
CID3	0x8000_0FFC	32 bits	R	0x000000B1

 Table 2.12
 OCDREG CoreSight component registers

2.6 SysTick Timer

The SysTick timer provides a simple 24-bit down counter. The reference clock for the timer can be selected as the CPU clock (ICLK) or SysTick timer clock (SYSTICCLK). See section 8, Clock Generation Circuit and reference 1. in section 2.8. References for details.

2.7 OCD Emulator Connection

A SWD authentication mechanism checks access permission for debug and MCU resources. To obtain full debug functionality, a pass result of the authentication mechanism is required.

Figure 2.3 shows a block diagram of the authentication mechanism.





Figure 2.3 SWD Authentication mechanism block diagram

An ID comparator is available in the MCU for authentication. The comparator compares the 128-bit IAUTH output from the OCDREG and the 128-bit unlock ID code from the option-setting memory. When the two outputs are identical, the CPU debug functions and system bus access from the OCD emulator are permitted.

After the OCD emulator gets access permission, the OCD emulator must set the DBGEN bit in the System Control OCD Control Register (SYOCDCR). In addition, the OCD emulator must clear the DBGEN bit before disconnecting. See section 10.2.12. SYOCDCR : System Control OCD Control Register.

2.7.1 Unlock ID Code

2.7.2 DBGEN

After the OCD emulator gets access permission, the OCD emulator must set the DBGEN bit in the System Control OCD Control Register (SYOCDCR). In addition, the OCD emulator must clear the DBGEN bit before disconnecting it. See section 10, Low Power Modes for details.

2.7.3 Restrictions on Connecting an OCD emulator

This section describes the restrictions on emulator access.

2.7.3.1 Starting connection while in low power mode

When starting a SWD connection from an OCD emulator, the MCU must be in Normal or Sleep mode. If the MCU is in Software Standby or Snooze mode, the OCD emulator can cause the MCU to hang.

2.7.3.2 Changing low power mode while in OCD mode

When the MCU is in OCD mode, the low power mode can be changed. However, system bus access from AHB-AP is prohibited in Software Standby or Snooze mode. Only SWJ-DP, APB-AP, and OCDREG can be accessed from the OCD emulator in these modes. Table 2.13 shows the restrictions.



Active mode	Start OCD emulator connection	Change low power mode	Access AHB-AP and system bus	Access APB-AP and OCDREG
Normal	Yes	Yes	Yes	Yes
Sleep	Yes	Yes	Yes	Yes
Software Standby	No	Yes	No	Yes
Snooze	No	Yes	No	Yes

Table 2.13Restrictions by mode

If system bus access is required in Software Standby or Snooze mode, set the MCUCTRL.DBIRQ bit in OCDREG to wake up the MCU from the low power modes. Simultaneously, by asserting the MCUCTRL.DBIRQ bit in OCDREG, the OCD emulator can wake up the MCU without starting CPU execution by using a CPU break.

2.7.3.3 Modify the unlock ID code in OSIS

After modifying the unlock ID code in the OSIS, the OCD emulator must reset the MCU by asserting the RES pin or setting the SYSRESETREQ bit of the Application Interrupt and Reset Control Register in the system control block to 1. The modified unlock ID code is reflected after reset. For the system control block, see reference 2. listed in section 2.8. References.

The emulator must set the modified unlock ID code in the IAUTH0 to IAUTH3 registers immediately before the MCU is placed in the reset state. When the IAUTH0 to IAUTH3 registers have been overwritten, writing to the SYSRESETREQ bit is not possible. Place the MCU in the reset state by asserting the signal on the RES pin.

2.7.3.4 Connecting sequence and SWD authentication

Because the OCD emulator is protected by the SWD authentication mechanism, the OCD might be required to input the ID code to the SWD authentication registers. The OSIS value in the option-setting memory determines whether the code is required. After negation of the RES pin, a wait time is required before comparing the OSIS value at cold start. See section 41.3.3. Reset Timing. The SWD authentication process is described in detail below.

(1) When MSB of the OSIS register is 0 (bit [127] = 0)

The ID code is always a mismatch and connection to the OCD is prohibited.

(2) When bits in the OSIS register is all 1s (initial value)

ID authentication is not required and the OCD can use the AHB-AP without authentication. For details of the settings for using the AHB-AP, see reference 4. in section 2.8. References.

- 1. Connect the OCD emulator to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in the SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the AHB-AP to access the system address space. The AHB-AP is connected to the DAP bus port 0.
- 4. Start accessing the CPU debug resources using the AHB-AP.

(3) When OSIS[127:126] = 10b

ID authentication is required and the OCD must write the unlock code to the IAUTH registers 0 to 3 in OCDREG before using the AHB-AP.

- 1. Connect the OCD debugger to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the APB-AP to access OCDREG. The APB-AP is connected to the DAP bus port 1.
- 4. Write the 128-bit ID code to IAUTH registers 0 to 3 in OCDREG using the APB-AP.
- 5. If the 128-bit ID code matches the OSIS value, the AHB-AP is authorized to issue an AHB transaction. The authorization result can be confirmed by the AUTH bit in the MCUSTAT Register or the DbgStatus bit in the AHB-AP Control Status Word Register.



- When the DbgStatus bit is 1, the 128-bit ID code is a match with the OSIS value. AHB transfers are permitted.
- When the DbgStatus bit is 0, the 128-bit ID code is not a match with the OSIS value. AHB transfers are not permitted.
- 6. Set up the AHB-AP to access the system address space. The AHB-AP is connected to the DAP bus port 0.
- 7. Start accessing the CPU debug resources using the AHB-AP.

(4) When OSIS[127:126] = 11b

OCD authentication is required and the OCD must write the unlock ID code to the IAUTH registers 0 to 3 in OCDREG. The connection sequence is the same when OSIS[127:126] is 10b except for "ALeRASE" capability.

When IATUH registers 0 to 3 are "ALeRASE" in ASCII code, the contents of the code flash, data flash, and configuration area are erased at once. See section 37, Flash Memory for details.

The ALeRASE sequence is as follows:

- 1. Connect the OCD debugger to the MCU through the SWD interface.
- 2. Set up SWJ-DP to access the DAP bus. In the setup, the OCD emulator must assert CDBGPWRUPREQ in the SWJ-DP Control Status Register, then wait until CDBGPWRUPACK in the same register is asserted.
- 3. Set up the APB-AP to access OCDREG. The APB-AP is connected to the DAP bus port 1.
- 4. Write the 128-bit ID code to IAUTH registers 0 to 3 in OCDREG using the APB-AP.
- 5. If the 128-bit ID code is "ALeRASE" in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_FFFF), the contents of the code flash, data flash, and configuration area are erased. Thereafter, the MCU transitions to Sleep mode.

2.8 References

- 1. ARM[®]v8-M Architecture Reference Manual (ARM DDI 0553B.a)
- 2. ARM[®] Cortex[®]-M23 Processor Technical Reference Manual (ARM DDI 0550C)
- 3. ARM[®] Cortex[®]-M23 Device Generic User Guide (ARM DUI 1095A)
- 4. *ARM*[®] *CoreSight*[™] *SoC-400 Technical Reference Manual* (ARM DDI 0480G)
- 5. *ARM*[®] *CoreSight*[™] *Architecture Specification* (ARM IHI 0029E)
- 6. *ARM*[®] *CoreSight*[™] *MTB-M23 Technical Reference Manual* (ARM DDI 0564C)

2.9 Usage Notes

The memory cannot be debugged if the security MPU is enabled. Disable the security MPU when debug a program. OCD emulation connection only valid when SECMPUAC register is 0xFFFF_FFF.



3. Operating Modes

3.1 Operating Mode Types and Selection

Table 3.1 shows the selection of operating modes by the mode-setting pin. For details on each of the operating modes, see section 3.2. Details of Operating Modes. Operation starts when the on-chip flash memory is enabled, regardless of the mode in which operation started.

 Table 3.1
 Selection of operating modes by the mode-setting pin

Mode-setting pin (MD)	Operating mode
1	Single-chip mode
0	SCI boot mode

3.2 Details of Operating Modes

3.2.1 Single-Chip Mode

In single-chip mode, all I/O pins are available for use as input or output port, inputs or outputs for peripheral functions, or as interrupt inputs.

When a reset is released while the MD pin is high, the MCU starts in single-chip mode and the on-chip flash is enabled.

3.2.2 SCI Boot Mode

In this mode, the on-chip flash memory programming routine (SCI boot program), stored in the boot area within the MCU, is used. The on-chip flash, including code flash memory and data flash memory, can be modified from outside the MCU by using a universal asynchronous receiver/transmitter (UART) SCI. For details, see section 37, Flash Memory. The MCU starts in SCI boot mode if the MD pin is held low on release from the reset state.

3.3 Operating Modes Transitions

3.3.1 Operating Mode Transitions as Determined by the Mode-Setting Pin

Figure 3.1 shows operating mode transitions determined by the MD pin settings.



Figure 3.1 Mode-setting pin level and operating mode



4. Address Space

4.1 Address Space

The MCU supports a 4-GB linear address space ranging from 0x0000_0000 to 0xFFFF_FFFF that can contain both program and data. Figure 4.1 shows the memory map of a 256-KB/128-KB flash product.




5. Resets

5.1 Overview

The MCU provides 13 resets. Table 5.1 lists the reset names and sources.

Table 5.1Reset names and sources

Reset name	Source		
RES pin reset	Voltage input to the RES pin is driven low		
Power-on reset	VCC rise (voltage detection V _{POR})*1		
Independent watchdog timer reset	IWDT underflow or refresh error		
Watchdog timer reset	WDT underflow or refresh error		
Voltage monitor 0 reset	VCC fall (voltage detection V_{det0}) ^{*1}		
Voltage monitor 1 reset	VCC fall (voltage detection V_{det1}) ^{*1}		
Voltage monitor 2 reset	VCC fall (voltage detection V_{det2}) ^{*1}		
SRAM parity error reset	SRAM parity error detection		
SRAM ECC error reset	SRAM ECC error detection		
Bus master MPU error reset	Bus master MPU error detection		
Bus slave MPU error reset	Bus slave MPU error detection		
CPU stack pointer error reset	CPU stack pointer error detection		
Software reset	Register setting (use the $\operatorname{Arm}^{\mathbb{R}}$ software reset bit AIRCR.SYSRESETREQ)		

Note 1. For details on the voltages to be monitored (V_{POR}, V_{det0}, V_{det1}, and V_{det2}), see section 7, Low Voltage Detection (LVD) and section 41, Electrical Characteristics.

The internal state and pins are initialized by a reset. Table 5.2 and Table 5.3 list the targets initialized by resets.

Table 5.2 Reset detect flags initialized by each reset source (1 of 5)

	Reset source				
Flags to be initialized	RES pin reset	Power-on reset	Voltage monitor 0 reset	Independent watchdog timer reset	Watchdog timer reset
Power-On Reset Detect Flag (RSTSR0.PORF)	1	_	—	_	_
Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)	1	1	—	—	_
Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF)	1	1	1	—	_
Watchdog Timer Reset Detect Flag (RSTSR1.WDTRF)	1	1	1	—	—
Voltage Monitor 1 Reset Detect Flag (RSTSR0.LVD1RF)	1	1	1	—	_
Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)	1	1	1	_	—
Software Reset Detect Flag (RSTSR1.SWRF)	1	1	1	_	_
SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)	✓	1	1	_	_
SRAM ECC Error Reset Detect Flag (RSTSR1.REERF)	1	1	1	—	—
Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)	✓	1	1	—	—
Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)	✓	1	1	_	_



Table 5.2	Reset detect flags initialized by each reset source (2 of 5))
		/

	Reset source				
Flags to be initialized	RES pin reset	Power-on reset	Voltage monitor 0 reset	Independent watchdog timer reset	Watchdog timer reset
CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF)	1	1	1	—	—
Cold Start/Warm Start Determination Flag (RSTSR2.CWSF)	—	J	—	—	—

Table 5.2 Reset detect flags initialized by each reset source (3 of 5)

	Reset source				
Flags to be initialized	Voltage monitor 1 reset	Voltage monitor 2 reset	Software reset	SRAM parity error reset	SRAM ECC error reset
Power-On Reset Detect Flag (RSTSR0.PORF)	—	_	—	—	_
Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)	—	—	—	—	—
Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF)	—	—	—	—	—
Watchdog Timer Reset Detect Flag (RSTSR1.WDTRF)	_	_	_	_	_
Voltage Monitor 1 Reset Detect Flag (RSTSR0.LVD1RF)	—	—	—	—	—
Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)	—	—	—	—	—
Software Reset Detect Flag (RSTSR1.SWRF)	_	_	—	_	_
SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)	—	—	—	—	—
SRAM ECC Error Reset Detect Flag (RSTSR1.REERF)	_	—	—	_	_
Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)	—	—	—	—	—
Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)	—	—	—	—	—
CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF)	_	_	_	_	_
Cold Start/Warm Start Determination Flag (RSTSR2.CWSF)	—	—	—	—	—

Table 5.2 Reset detect flags initialized by each reset source (4 of 5)

F		Reset source			
Flags to be initialized	Bus master MPU error reset	Bus slave MPU error reset	CPU stack pointer error reset		
Power-On Reset Detect Flag (RSTSR0.PORF)	_	_	_		
Voltage Monitor 0 Reset Detect Flag (RSTSR0.LVD0RF)	—	_	—		
Independent Watchdog Timer Reset Detect Flag (RSTSR1.IWDTRF)	—	_	_		
Watchdog Timer Reset Detect Flag (RSTSR1.WDTRF)	—	—	—		
Voltage Monitor 1 Reset Detect Flag (RSTSR0.LVD1RF)	—	—	—		
Voltage Monitor 2 Reset Detect Flag (RSTSR0.LVD2RF)	—	—	_		
Software Reset Detect Flag (RSTSR1.SWRF)	—	_	—		



Table 5.2 Reset detect flags initialized by each reset source (5 of 5)

R		Reset source			
Flags to be initialized	Bus master MPU error reset	Bus slave MPU error reset	CPU stack pointer error reset		
SRAM Parity Error Reset Detect Flag (RSTSR1.RPERF)	—	_	_		
SRAM ECC Error Reset Detect Flag (RSTSR1.REERF)	_	_	—		
Bus Slave MPU Error Reset Detect Flag (RSTSR1.BUSSRF)	—	—	_		
Bus Master MPU Error Reset Detect Flag (RSTSR1.BUSMRF)	_	_	—		
CPU Stack Pointer Error Reset Detect Flag (RSTSR1.SPERF)	_	_	_		
Cold Start/Warm Start Determination Flag (RSTSR2.CWSF)	_	_	—		

Note: ✓ : Initialized to 0 — : Not initialized

Table 5.3 Module-related registers initialized by each reset source (1 of 4)

		Reset source				
Registers to be initialized	I.	RES pin reset	Power-on reset	Voltage monitor 0 reset	Independent watchdog timer reset	Watchdog timer reset
Registers related to the IWDT	IWDTRR, IWDTSR	1	1	1	1	1
Registers related to the WDT	WDTRR, WDTCR, WDTSR, WDTRCR, WDTCSTPR	•	•	•	•	<i>s</i>
Registers related to the voltage monitor function 1	LVD1CR0, LVCMPCR.LVD1E, LVDLVLR.LVD1LVL	1	1	1	1	1
	LVD1CR1/LVD1SR	1	1	1	1	1
Registers related to the voltage monitor function 2	LVD2CR0, LVCMPCR.LVD2E, LVDLVLR.LVD2LVL	•	•	•	•	1
	LVD2CR1/LVD2SR	1	1	1	1	1
Register related to the SOSC	SOSCCR	_	1	_	—	_
	SOMCR	_	1	_	_	_
Register related to the	LOCOCR	1	1	1	1	1
LUCU	LOCOUTCR	_	1	1	_	—
Register related to the MOSC	MOMCR	1	1	1	1	1
Register related to the RTC ^{*1}	RCR1.RTCOS, CIE RCR2.RTCOE, ADJ30, RESET	✓	•	✓	•	1
Register related to the AGT		-	1	1	_	—
Register related to the MPU	J	1	1	1	1	1
Pin state (except XCIN/XC	OUT pin)	1	1	1	1	1
Pin state (XCIN/XCOUT pir	ן)	_	1	_	_	_
Registers other than those internal state	shown, CPU, and	1	1	✓	✓ ✓	✓ ✓



		Reset source				
Registers to be initialized		Voltage monitor 1 reset	Voltage monitor 2 reset	Software reset	SRAM parity error reset	SRAM ECC error reset
Registers related to the WDT	WDTRR, WDTCR, WDTSR, WDTRCR, WDTCSTPR	1	<i>√</i>	<i>√</i>	1	1
Registers related to the voltage monitor function 1	LVD1CR0, LVCMPCR.LVD1E, LVDLVLR.LVD1LVL	_	_	_	_	_
	LVD1CR1/LVD1SR	—	_	_	_	—
Registers related to the voltage monitor function 2	LVD2CR0, LVCMPCR.LVD2E, LVDLVLR.LVD2LVL	—	—	—	—	—
	LVD2CR1/LVD2SR	_	_	_	_	_
Register related to the	SOSCCR	_	_	_	_	_
SUSC	SOMCR	_	_	_	_	_
Register related to the	LOCOCR	1	1	1	1	1
1000	LOCOUTCR	1	1	_	_	—
Register related to the MOSC	MOMCR	1	\$	1	1	1
Register related to the RTC ^{*1}	RCR1.RTCOS, CIE RCR2.RTCOE, ADJ30, RESET	—	—	—	—	—
Register related to the AGT		1	1	_	_	—
Register related to the MPL	J	1	1	1	1	1
Pin state (except XCIN/XCC	OUT pin)	1	1	1	1	1
Pin state (XCIN/XCOUT pir	n)	_	_	_	_	_
Registers other than those internal state	shown, CPU, and	1	1	1	1	1

Table 5.3 Module-related registers initialized by each reset source (2 of 4)

Table 5.3Module-related registers initialized by each reset source (3 of 4)

		Reset source		
Registers to be initialized		Bus master MPU error reset	Bus slave MPU error reset	CPU stack pointer error reset
Registers related to the IWDT	IWDTRR, IWDTSR	1	1	1
Registers related to the WDT	WDTRR, WDTCR, WDTSR, WDTRCR, WDTCSTPR	1	1	1
Registers related to the voltage monitor function 1	LVD1CR0, LVCMPCR.LVD1E, LVDLVLR.LVD1LVL	_	_	—
	LVD1CR1/LVD1SR	—	—	—
Registers related to the voltage monitor function 2	LVD2CR0, LVCMPCR.LVD2E, LVDLVLR.LVD2LVL	_	_	—
	LVD2CR1/LVD2SR	—	—	_
Register related to the SOSC	SOSCCR	_	—	_
	SOMCR	—	—	_
Register related to the LOCO	LOCOCR	1	1	1
	LOCOUTCR	_	—	—



Table 5.3 Module-related registers initialized by each reset source (4 of 4)

		Reset source		
Registers to be initialized			Bus slave MPU error reset	CPU stack pointer error reset
Register related to the MOSC	MOMCR	1	1	1
Register related to the RTC ^{*1}	RCR1.RTCOS, CIE RCR2.RTCOE, ADJ30, RESET	—	_	_
Register related to the AGT		—	—	_
Register related to the MPU		—	—	_
Pin state (except XCIN/XCOUT pin)		1	1	1
Pin state (XCIN/XCOUT pin)		_	—	_
Registers other than those shown, CPU, and internal state		1	1	1

Note: ✓ : Initialized — : Not initialized

Note 1. The RTC has an RTC software reset. For details, see section 22, Realtime Clock (RTC).

The RTC is not initialized by any reset source. SOSC and LOCO can be selected as the clock sources of the RTC.

Table 5.4 and Table 5.5 show the states of SOSC and LOCO when a reset occurs.

Table 5.4 States of SOSC when a reset occurs

		Reset source		
		POR	Other	
SOSC	Enable or disable	Initialized to disable	Continue with the state that was selected before the reset occurred	
	Drive capability	Initialized to normal mode	Continue with the state that was selected before the reset occurred	
	XCIN/XCOUT	Initialized to general-purpose input pins	Continue with the state that was selected before the reset occurred	

Table 5.5 States of LOCO when a reset occurs

		Reset source	
		POR/LVD0/LVD1/LVD2	Other
LOCO	Enable or disable	Initialized to enable	

When a reset is canceled, reset exception handling starts.

Table 5.6 lists the pin related to the reset function.

Table 5.6Pin related to reset

Pin name	I/O	Function
RES	Input	Reset pin



5.2 Register Descriptions

5.2.1 RSTSR0 : Reset Status Register 0

Base address: SYSC = 0x4001_E000

Offset address: 0x410



Bit	Symbol	Function	R/W
0	PORF	Power-On Reset Detect Flag	R/W*2
		0: Power-on reset not detected 1: Power-on reset detected	
1	LVD0RF	Voltage Monitor 0 Reset Detect Flag	R/W*2
		0: Voltage monitor 0 reset not detected1: Voltage monitor 0 reset detected	
2	LVD1RF	Voltage Monitor 1 Reset Detect Flag	R/W*2
		0: Voltage monitor 1 reset not detected1: Voltage monitor 1 reset detected	
3	LVD2RF	Voltage Monitor 2 Reset Detect Flag	R/W*2
		0: Voltage monitor 2 reset not detected1: Voltage monitor 2 reset detected	
7:4	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.

Note 2. The register is cleared when a reset source listed in section 5.1. Overview occurs or when 0 is written to clear a flag. Bits other than the flag that is cleared should be set to 1.

PORF flag (Power-On Reset Detect Flag)

The PORF flag indicates that a power-on reset occurred.

[Setting condition]

• When a power-on reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When PORF is read as 1 and then 0 is written to PORF

LVD0RF flag (Voltage Monitor 0 Reset Detect Flag)

The LVD0RF flag indicates that the VCC voltage fell below V_{det0} .

[Setting condition]

• When a voltage monitor 0 reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD0RF is read as 1 and then 0 is written to LVD0RF.

LVD1RF flag (Voltage Monitor 1 Reset Detect Flag)

The LVD1RF flag indicates that the VCC voltage fell below V_{det1}.

[Setting condition]

• When a voltage monitor 1 reset occurs.



[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD1RF is read as 1 and then 0 is written to LVD1RF

LVD2RF flag (Voltage Monitor 2 Reset Detect Flag)

The LVD2RF flag indicates that the VCC voltage fell below V_{det2} .

[Setting condition]

• When a voltage monitor 2 reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When LVD2RF is read as 1 and then 0 is written to LVD2RF

5.2.2 RSTSR1 : Reset Status Register 1

Base address: SYSC = 0x4001_E000

Offset address: 0x0C0

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	SPER F	BUSM RF	BUSS RF	REER F	RPER F	_	_	_	—	_	SWRF	WDTR F	IWDT RF
Value after reset:	0	0	0	x*1	x*1	x*1	x*1	x*1	0	0	0	0	0	x*1	x*1	x*1

Bit	Symbol	Function	R/W
0	IWDTRF	Independent Watchdog Timer Reset Detect Flag	R/W*2
		0: Independent watchdog timer reset not detected	
		1: Independent watchdog timer reset detected	
1	WDTRF	Watchdog Timer Reset Detect Flag	R/W*2
		0: Watchdog timer reset not detected	
		1: Watchdog timer reset detected	
2	SWRF	Software Reset Detect Flag	R/W*2
		0: Software reset not detected	
		1: Software reset detected	
7:3	—	These bits are read as 0. The write value should be 0.	R/W
8	RPERF	SRAM Parity Error Reset Detect Flag	R/W*2
		0: SRAM parity error reset not detected	
		1: SRAM parity error reset detected	
9	REERF	SRAM ECC Error Reset Detect Flag	R/W*2
		0: SRAM ECC error reset not detected	
		1: SRAM ECC error reset detected	
10	BUSSRF	Bus Slave MPU Error Reset Detect Flag	R/W*2
		0: Bus slave MPU error reset not detected	
		1: Bus slave MPU error reset detected	
11	BUSMRF	Bus Master MPU Error Reset Detect Flag	R/W*2
		0: Bus master MPU error reset not detected	
		1: Bus master MPU error reset detected	
12	SPERF	CPU Stack Pointer Error Reset Detect Flag	R/W*2
		0: CPU stack pointer error reset not detected	
		1: CPU stack pointer error reset detected	
15:13	-	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.

Note 2. Only 0 can be written to clear the flag. The flag must be cleared by writing 0 after 1 is read.



IWDTRF flag (Independent Watchdog Timer Reset Detect Flag)

The IWDTRF flag indicates that an independent watchdog timer reset occurs.

[Setting condition]

• When an independent watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to IWDTRF.

WDTRF flag (Watchdog Timer Reset Detect Flag)

The WDTRF flag indicates that a watchdog timer reset occurs.

[Setting condition]

• When a watchdog timer reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written WDTRF.

SWRF flag (Software Reset Detect Flag)

The SWRF flag indicates that a software reset occurs.

[Setting condition]

• When a software reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to SWRF.

RPERF flag (SRAM Parity Error Reset Detect Flag)

The RPERF flag indicates that an SRAM parity error reset occurs. [Setting condition]

• When an SRAM parity error reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read as 1 and then 0 is written to RPERF.

REERF flag (SRAM ECC Error Reset Detect Flag)

The REERF flag indicates that an SRAM ECC error reset occurs.

[Setting condition]

• When an SRAM ECC error reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read as 1 and then 0 is written to REERF.

BUSSRF flag (Bus Slave MPU Error Reset Detect Flag)

The BUSSRF flag indicates that a bus slave MPU error reset occurs.

[Setting condition]

• When a bus slave MPU error reset occurs.



[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to BUSSRF.

BUSMRF flag (Bus Master MPU Error Reset Detect Flag)

The BUSMRF flag indicates that a bus master MPU error reset occurs.

[Setting condition]

• When a bus master MPU error reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to BUSMRF.

SPERF flag (CPU Stack Pointer Error Reset Detect Flag)

The SPERF flag indicates that a stack pointer error reset occurs.

[Setting condition]

• When a stack pointer error reset occurs.

[Clearing conditions]

- When a reset listed in section 5.1. Overview occurs
- When 1 is read and then 0 is written to SPERF.

5.2.3 RSTSR2 : Reset Status Register 2



Bit	Symbol	Function	R/W
0	CWSF	Cold/Warm Start Determination Flag	R/W*2
		0: Cold start	
		1: Warm start	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. The value after reset depends on the reset source.

Note 2. Only 1 can be written to set the flag.

RSTSR2 determines whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start).

CWSF flag (Cold/Warm Start Determination Flag)

The CWSF flag indicates the type of reset processing, either cold start or warm start. The determines whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start). CWSF flag is initialized by a power-on reset. It is not initialized by a reset signal generated by the RES pin.

[Setting condition]

• When 1 is written by software.

[Clearing condition]

• When a reset listed in section 5.1. Overview occurs.



5.3 Operation

5.3.1 RES Pin Reset

The RES pin generates this reset. When the RES pin is driven low, all the processing in progress is aborted and the MCU enters a reset state. To successfully reset the MCU, the RES pin must be held low for the power supply stabilization time specified at power-on.

When the RES pin is driven high from low, the internal reset is canceled after the post-RES cancellation wait time (t_{RESWT}) elapses. The CPU then starts the reset exception handling.

For details, see section 41, Electrical Characteristics.

5.3.2 Power-On Reset

The power-on reset (POR) is an internal reset generated by the power-on reset circuit. A power-on reset is generated under the following conditions.

- 1. If the RES pin is in a high level state when power is supplied
- 2. If the RES pin is in a high level state when VCC is below V_{POR}

After VCC exceeds V_{POR} and the specified power-on reset time (t_{POR}) elapses, the CPU starts the reset exception handling. The power-on reset time is a stabilization period of the external power supply and the MCU circuit.

After a power-on reset is generated, the PORF flag in the RSTSR0 is set to 1. The PORF flag is initialized by the RES pin reset. When VCC falls below V_{POR} , a power-on reset state is occurred.

Figure 5.1 shows example of operations during a power-on reset.





Figure 5.1 Example of operations during a power-on reset

5.3.3 Voltage Monitor Reset

The voltage monitor i (i = 0, 1, 2) reset is an internal reset generated by the voltage monitor i circuit. If the Voltage Detection 0 Circuit Start (LVDAS) bit in the Option Function Select Register 1 (OFS1) is 0 (voltage monitor 0 reset is enabled after a reset) and VCC falls below V_{det0} , the RSTSR0.LVD0RF flag becomes 1 and the voltage detection circuit generates voltage monitor 0 reset. Clear the OFS1.LVDAS bit to 0 if the voltage monitor 0 reset is to be used. After VCC exceeds V_{det0} and the voltage monitor 0 reset time (t_{LVD0}) elapses, the internal reset is canceled and the CPU starts the reset exception handling.

When the Voltage Monitor 1 Interrupt/Reset Enable bit (RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the Voltage Monitor 1 Circuit Mode Select bit (RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in Voltage Monitor 1 Circuit Control Register 0 (LVD1CR0), the RSTSR0.LVD1RF flag is set to 1 and the voltage detection circuit generates a voltage monitor 1 reset if VCC falls to or below V_{det1}.

Likewise, when the Voltage Monitor 2 Interrupt/Reset Enable bit (RIE) is set to 1 (enabling generation of a reset or interrupt by the voltage detection circuit) and the Voltage Monitor 2 Circuit Mode Select bit (RI) is set to 1 (selecting generation of a reset in response to detection of a low voltage) in Voltage Monitor 2 Circuit Control Register 0 (LVD2CR0), the RSTSR0.LVD2RF flag is set to 1 and the voltage detection circuit generates a voltage monitor 2 reset if VCC falls to or below V_{det2} .

Similarly, timing for release from the voltage monitor 1 reset state is selectable with the Voltage Monitor 1 Reset Negate Select bit (RN) in the LVD1CR0. When the LVD1CR0.RN bit is 0 and VCC falls to or below V_{det1} , the CPU is released from the internal reset state and starts reset exception handling when the LVD1 reset time (t_{LVD1}) elapses after VCC rises above V_{det1} . When the LVD1CR0.RN bit is 1 and VCC falls to or below V_{det1} , the CPU is released from the internal reset state and starts reset exception handling to release time (t_{LVD1}) elapses after VCC rises above V_{det1} . When the LVD1CR0.RN bit is 1 and VCC falls to or below V_{det1} , the CPU is released from the internal reset state and starts reset exception handling when the LVD1 reset time (t_{LVD1}) elapses.



Likewise, timing for release from the voltage monitor 2 reset state is selectable by setting the Voltage Monitor 2 Reset Negate Select bit (RN) in the LDV2CR0 register.

Detection levels V_{det1} and V_{det2} can be changed in the Voltage Detection Level Select Register (LVDLVLR).

Figure 5.2 shows example of operations during voltage monitor 1 and 2 resets. For details on the voltage monitor 1 reset and voltage monitor 2 reset, see section 7, Low Voltage Detection (LVD).



5.3.4 Independent Watchdog Timer Reset

The independent watchdog timer reset is an internal reset generated from the Independent Watchdog Timer (IWDT). Output of the reset from the IWDT can be selected in the Option Function Select Register 0 (OFS0).

When output of the independent watchdog timer reset is selected, the reset is generated if the IWDT underflows, or if data is written when refresh operation is disabled. When the internal reset time (t_{RESW2}) elapses after the independent watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the independent watchdog timer reset, see section 24, Independent Watchdog Timer (IWDT).

5.3.5 Watchdog Timer Reset

The watchdog timer reset is an internal reset generated from the Watchdog Timer (WDT). Output of the reset from the WDT can be selected in the WDT Reset Control Register (WDTRCR) or Option Function Select register 0 (OFS0).

When output of the watchdog timer reset is selected, a watchdog timer reset is generated if the WDT underflows, or if data is written when refresh operation is disabled. When the internal reset time (t_{RESW2}) elapses after the watchdog timer reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.



For details on the watchdog timer reset, see section 23, Watchdog Timer (WDT).

5.3.6 Software Reset

The software reset is an internal reset generated by a software setting of the SYSRESETREQ bit in the AIRCR register in the Arm core. When the SYSRESETREQ bit is set to 1, a software reset is generated. When the internal reset time (t_{RESW2}) elapses after the software reset is generated, the internal reset is canceled and the CPU starts the reset exception handling.

For details on the SYSRESETREQ bit, see the ARM[®] Cortex[®]-M23 Technical Reference Manual.

5.3.7 Determination of Cold/Warm Start

Read the CWSF flag in RSTSR2 to determine the cause of reset processing. This flag indicates whether a power-on reset caused the reset processing (cold start) or a reset signal input during operation caused the reset processing (warm start).

The CWSF flag is set to 0 when a power-on reset occurs (cold start), otherwise the flag is not set to 0. The flag is set to 1 when 1 is written to it through software. It is not set to 0 even on writing 0 to it.

Figure 5.3 shows an example of cold/warm start determination operation.



5.3.8 Determination of Reset Generation Source

Read RSTSR0 and RSTSR1 to determine which reset executes the reset exception handling.

Figure 5.4 shows an example of the flow to identify a reset generation source. The reset flag must be written with 0 after it is read as 1.





Figure 5.4 Example of reset generation source determination flow

5.4 Usage Notes

5.4.1 Note on RES pin reset

A power-on reset may occur if RES pin reset is used with the following condition.

- When VCC ≤ 1.7 V
- Voltage detection 0 circuit is enabled.



6. Option-Setting Memory

6.1 Overview

The option-setting memory determines the state of the MCU after a reset. The Option-setting memory is allocated to the configuration setting area and the program flash area of the flash memory. The available methods of setting are different for the two areas.

Figure 6.1 shows the option-setting memory area.



Figure 6.1 Option-setting memory area

6.2 Register Descriptions

6.2.1 OFS0 : Option Function Select Register 0

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	WDTS TPCTL	_	WDTR STIRQ S	WDTRF	PSS[1:0]	WDTRP	PES[1:0]		WDTC	(S[3:0]		WDTTO	PS[1:0]	WDTS TRT	_
Value after reset:				•				User se	etting*2							
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	IWDT STPC TL	_	IWDT RSTIR QS	IWDTRF	PSS[1:0]	IWDTRF	PES[1:0]		IWDTCI	(S[3:0]		IWDTTO	PS[1:0]	IWDT STRT	_
Value after reset:								User se	etting*2							

Address: 0x0000_0400 and 0x0000_2400*1

Bit	Symbol	Function	R/W
0	—	When read, this bit returns the written value.	R
1	IWDTSTRT	IWDT Start Mode Select	R
		0: Automatically activate IWDT after a reset (auto start mode)1: Disable IWDT after a reset	



Bit	Symbol	Function	R/W
3:2	IWDTTOPS[1:0]	IWDT Timeout Period Select	R
		0 0: 128 cycles (0x007F)	
		0 1: 512 cycles (0x01FF) 1 0: 1024 cycles (0x03EF)	
		1 1: 2048 cycles (0x07FF)	
7:4	IWDTCKS[3:0]	IWDT-Dedicated Clock Frequency Division Ratio Select	R
		0x0: ×1	
		0x2: × 1/16 0x3: × 1/32	
		0x4: × 1/64	
		0xF: × 1/128	
		Others: Setting prohibited	
9:8	IWDTRPES[1:0]	IWDT Window End Position Select	R
		0 0: 75%	
		0 1: 50%	
		1 1: 0% (no window end position setting)	
11:10	IWDTRPSS[1:0]	IWDT Window Start Position Select	R
		0 0: 25%	
		0 1: 50%	
		1 1: 100% (no window start position setting)	
12	IWDTRSTIRQS	IWDT Reset Interrupt Request Select	R
		0: Interrupt	
13		1: Reset When read, this bit returns the written value	R
14	IWDTSTPCTI	IWDT Stop Control	R
		0: Continue counting	
		1: Stop counting when in Sleep, Snooze, or Software Standby mode	
16:15	—	When read, these bits return the written value.	R
17	WDTSTRT	WDT Start Mode Select	R
		0: Automatically activate WDT after a reset (auto start mode)1: Stop WDT after a reset (register start mode)	
19:18	WDTTOPS[1:0]	WDT Timeout Period Select	R
		0 0: 1024 cycles (0x03FF)	
		0 1: 4096 cycles (0x0FFF)	
		1 1: 16384 cycles (0x3FFF)	
23:20	WDTCKS[3:0]	WDT Clock Frequency Division Ratio Select	R
		0x1: WDTCLK divided by 4	
		0x4: WDTCLK divided by 64 0xF: WDTCLK divided by 128	
		0x6: WDTCLK divided by 512	
		0x7: WDTCLK divided by 2048	
		Others: Setting prohibited	
25:24	WDTRPES[1:0]	WDT Window End Position Select	R
		0 0: 75%	
		0 1: 50%	
		1 1: 0% (no window end position setting)	
27:26	WDTRPSS[1:0]	WDT Window Start Position Select	R
		0 0: 25%	
		1 0: 75%	
		1 1: 100% (no window start position setting)	



Bit	Symbol	Function	R/W
28	WDTRSTIRQS	WDT Reset Interrupt Request Select 0: Interrupt 1: Reset	R
29	—	When read, these bits return the written value.	R
30	WDTSTPCTL	WDT Stop Control 0: Continue counting 1: Stop counting when entering Sleep mode	R
31	—	When read, these bits return the written value.	R

Note 1. When the boot swap is set, the address of this register changes. Therefore, set 0x0000_2400 and 0x0000_0400 to the same value if boot swap is used.

Note 2. The value in a blank product is 0xFFFFFFF. It is set to the value written by your application.

IWDTSTRT bit (IWDT Start Mode Select)

The IWDTSTRT bit selects the mode in which the IWDT is activated after a reset (stopped state or activated state).

IWDTTOPS[1:0] bits (IWDT Timeout Period Select)

The IWDTTOPS[1:0] bits specify the timeout period, that is, the time it takes for the down counter to underflow, as 128, 512, 1024, or 2048 cycles of the frequency-divided clock set in the IWDTCKS[3:0] bits. The time it takes for the counter to underflow after a refresh operation is determined by the combination of the IWDTCKS[3:0] and IWDTTOPS[1:0] bits.

For details, see section 24, Independent Watchdog Timer (IWDT).

IWDTCKS[3:0] bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

The IWDTCKS[3:0] bits specify the division ratio of the prescaler for dividing the frequency of the clock for the IWDT as 1/1, 1/16, 1/32, 1/64, 1/128, and 1/256. Using this setting combined with the IWDTTOPS[1:0] bits setting, the IWDT counting period can be set from 128 to 524288 IWDT clock cycles.

For details, see section 24, Independent Watchdog Timer (IWDT).

IWDTRPES[1:0] bits (IWDT Window End Position Select)

The IWDTRPES[1:0] bits specify the position where the window for the down counter ends as 0%, 25%, 50%, or 75% of the count value. The value of the window end position must be smaller than the value of the window start position, otherwise only the value for the window start position is valid.

The counter values associated with the settings for the start and end positions of the window in the IWDTRPSS[1:0] and IWDTRPES[1:0] bits vary with the setting in the IWDTTOPS[1:0] bits.

For details, see section 24, Independent Watchdog Timer (IWDT).

IWDTRPSS[1:0] bits (IWDT Window Start Position Select)

The IWDTRPSS[1:0] bits specify the position where the window for the down counter starts as 25%, 50%, 75%, or 100% of the counted value. The point at which counting starts is 100% and the point at which an underflow occurs is 0%. The interval between the window starts and ends positions becomes the period in which a refresh is possible. Refresh is not possible outside this period.

For details, see section 24, Independent Watchdog Timer (IWDT).

IWDTRSTIRQS bit (IWDT Reset Interrupt Request Select)

The IWDTRSTIRQS bit selects the operation on an underflow of the down counter or generation of a refresh error. The operation is selectable to an independent watchdog timer reset, a non-maskable interrupt request, or an interrupt request.

For details, see section 24, Independent Watchdog Timer (IWDT).

IWDTSTPCTL bit (IWDT Stop Control)

The IWDTSTPCTL bit specifies whether to stop counting when entering Sleep mode, Snooze mode, or Software Standby mode.

Table 6.1 shows the count stop control by the IWDTSTPCTL bit.



Table 6.1 Count Stop Control by the IWDTSTPCTL Bit

IWDTSTPCTL	Mode	Counting of IWDT
0	Sleep / snooze/ software standby mode	Continue counting
1	Sleep / snooze / software standby mode	Stop counting

For details, see section 24, Independent Watchdog Timer (IWDT).

WDTSTRT bit (WDT Start Mode Select)

The WDTSTRT bit selects the mode in which the WDT is activated after a reset (stopped state or activated in auto start mode). When WDT is activated in auto start mode, the OFS0 register setting for the WDT is valid.

WDTTOPS[1:0] bits (WDT Timeout Period Select)

The WDTTOPS[1:0] bits specify the timeout period, that is, the time it takes for the down counter to underflow as 1024, 4096, 8192, or 16384 cycles of the frequency-divided clock set in the WDTCKS[3:0] bits. The number of WDTCLK cycles that takes to underflow after a refresh operation is determined by a combination of the WDTCKS[3:0] and WDTTOPS[1:0] bits.

For details, see section 23, Watchdog Timer (WDT).

WDTCKS[3:0] bits (WDT Clock Frequency Division Ratio Select)

The WDTCKS[3:0] bits specify the division ratio of the prescaler for dividing the frequency of WDTCLK as 1/4, 1/64, 1/128, 1/512, 1/2048, and 1/8192. Using this setting combined with the WDTTOPS[1:0] bits setting, the WDT counting period can be set from 4096 to 134217728 WDTCLK cycles.

For details, see section 23, Watchdog Timer (WDT).

WDTRPES[1:0] bits (WDT Window End Position Select)

The WDTRPES[1:0] bits specify the position where the window on the down counter ends as 0%, 25%, 50%, or 75% of the counted value. The value of the window end position must be smaller than the value of the window start position, otherwise only the value for the window start position is valid.

The counter values associated with the settings for the start and end positions of the window in the WDTRPSS[1:0] and WDTRPES[1:0] bits vary with the setting of the WDTTOPS[1:0] bits.

For details, see section 23, Watchdog Timer (WDT).

WDTRPSS[1:0] bits (WDT Window Start Position Select)

The WDTRPSS[1:0] bits specify the position where the window for the down counter starts as 25%, 50%, 75%, or 100% of the counted value. The point at which counting starts is 100% and the point at which an underflow occurs is 0%. The interval between the positions where the window starts and ends becomes the period in which a refresh is possible.

Refresh is not possible outside this period.

For details, see section 23, Watchdog Timer (WDT).

WDTRSTIRQS bit (WDT Reset Interrupt Request Select)

The WDTRSTIRQS bit selects the operation on an underflow of the down-counter or generation of a refresh error. The operation is selectable to a watchdog timer reset, a non-maskable interrupt request, or an interrupt request.

For details, see section 23, Watchdog Timer (WDT).

WDTSTPCTL bit (WDT Stop Control)

The WDTSTPCTL bit specifies whether to stop counting when entering Sleep mode.

For details, see section 23, Watchdog Timer (WDT).



6.2.2 OFS1 : Option Function Select Register 1



Bit	Symbol	Function	R/W
1:0	—	When read, these bits return the written value.	R
2	LVDAS	Voltage Detection 0 Circuit Start 0: Enable voltage monitor 0 reset after a reset 1: Disable voltage monitor 0 reset after a reset	R
5:3	VDSEL0[2:0]	$\begin{array}{c c} \mbox{Voltage Detection 0 Level Select}^{*3} \\ 0 \ 0 \ 0: \ V_{det0_0} \\ 0 \ 0 \ 1: \ V_{det0_1} \\ 0 \ 1 \ 0: \ V_{det0_2} \\ 0 \ 1 \ 1: \ V_{det0_3} \\ 1 \ 0 \ 0: \ V_{det0_4} \\ \hline \mbox{Others: Setting prohibited} \end{array}$	R
7:6	—	When read, these bits return the written value.	R
8	HOCOEN	HOCO Oscillation Enable 0: Enable HOCO oscillation after a reset 1: Disable HOCO oscillation after a reset	R
11:9	—	When read, these bits return the written value.	R
14:12	HOCOFRQ1[2:0]	HOCO Frequency Setting 1 0 0 0: 24 MHz 0 1 0: 32 MHz 1 0 0: 48 MHz 1 0 1: 64 MHz Others: Setting prohibited	R
30:15	—	When read, these bits return the written value.	R
31	ICSATS	Internal Clock Supply Architecture Type Select 0: Internal Clock Supply Architecture Type B 1: Internal Clock Supply Architecture Type A	R

Note 1. When the boot swap is set, the address of this register changes. Therefore, set 0x0000_2404 and 0x0000_0404 to the same value if boot swap is used.

Note 2. The value in a blank product is 0xFFFFFFF. It is set to the value written by your application.

Note 3. See section 41, Electrical Characteristics for the voltage levels to be detected. Set to 100b if LVD0 is not used.

LVDAS bit (Voltage Detection 0 Circuit Start)

The LVDAS bit selects whether the voltage monitor 0 reset is enabled or disabled after a reset.

VDSEL0[2:0] bits (Voltage Detection 0 Level Select)

The VDSEL0[2:0] bits select the voltage detection level of the voltage detection 0 circuit.

HOCOEN bit (HOCO Oscillation Enable)

The HOCOEN bit selects whether the HOCO Oscillation Enable bit is valid after a reset. Setting this bit to 0 allows the HOCO oscillation to start before the CPU starts operation, which reduces the wait time for oscillation stabilization.



Note: When the HOCOEN bit is set to 0, the system clock source is not switched to HOCO. The system clock source is only switched to HOCO by setting the Clock Source Select bits (SCKSCR.CKSEL[2:0]). To use the HOCO clock, set the OFS1.HOCOFRQ1 bits to an optimum value.

HOCOFRQ1[2:0] bits (HOCO Frequency Setting 1)

The HOCOFRQ1[2:0] bits select the HOCO frequency after a reset as 24, 32, 48, or 64 MHz.

ICSATS bit (Internal Clock Supply Architecture Type Select)

The ICSATS bit selects the internal clock supply architecture from Type A and Type B after a reset.

Internal Clock Supply Architecture Type A provides the clocks that the frequency of ICLK, PCLKB, PCLKD can be individually set in the System Clock Division Control Register (SCKDIVCR).

In Internal Clock Supply Architecture Type A, a fairly flexible operation frequency relationship between system and peripheral functions can be executed for various applications.

Internal Clock Supply Architecture Type B provides the clocks that the frequency of ICLK, PCLKB, PCLKD is fixed as ICLK = PCLKB = PCLKD regardless of the PCKB[2:0] and PCKD[2:0] settings in the System Clock Division Control Register (SCKDIVCR).

In Internal Clock Supply Architecture Type B, a simple operation frequency relationship between system and peripheral functions can be executed, and therefore, is a more advantageous type for power reduction.

For details of the System Clock Division Control Register (SCKDIVCR), see section 8.2.1. SCKDIVCR : System Clock Division Control Register.

For details of the clock generation circuit block diagram, see section 8.1. Overview.

Note: When Internal Clock Supply Architecture Type B is selected:

- 48 MHz or 64 MHz HOCO frequency setting in OFS1.HOCOFRQ1[2:0] is not allowed. Set the HOCO frequency to 32 MHz or 24 MHz.
- Memory wait setting in the MEMWAIT.MEMWAIT and FLDWAITR.FLDWAIT1 is not allowed. Use the default.
- Controller Area Network (CAN) module cannot be operated.

6.2.3 MPU Registers

Table 6.2 shows the registers related to the MPU function. For details, see section 14, Memory Protection Unit (MPU).

The security MPU is disabled on erasure of the flash memory. If incorrect data is written to an MPU register, the MCU might fail to operate. See section 14, Memory Protection Unit (MPU) to set the correct data.

Register name	Symbol	Function	Address ^{*1}	Size (byte)
Security MPU Program Counter Start Address Register 0	SECMPUPCS0	Specifies the security fetch region of code flash or SRAM.	0x0000_0408	4
Security MPU Program Counter End Address Register 0	SECMPUPCE0	Specifies the security fetch region of code flash or SRAM.	0x0000_040C	4
Security MPU Program Counter Start Address Register 1	SECMPUPCS1	Specifies the security fetch region of code flash or SRAM	0x0000_0410	4
Security MPU Program Counter End Address Register 1	SECMPUPCE1	Specifies the security fetch region of code flash or SRAM.	0x0000_0414	4
Security MPU Region 0 Start Address Register	SECMPUS0	Specifies the secure program and data of code flash	0x0000_0418	4
Security MPU Region 0 End Address Register	SECMPUE0	Specifies the secure program and data of code flash.	0x0000_041C	4
Security MPU Region 1 Start Address Register	SECMPUS1	Specifies the secure program and data of SRAM.	0x0000_0420	4
Security MPU Region 1 End Address Register	SECMPUE1	Specifies the secure program and data of SRAM.	0x0000_0424	4

Table 6.2 MPU registers (1 of 2)



Table 6.2 MPU registers (2 of 2)

Register name	Symbol	Function	Address ^{*1}	Size (byte)
Security MPU Region 2 Start Address Register	SECMPUS2	Specifies the secure data of security function.	0x0000_0428	4
Security MPU Region 2 End Address Register	SECMPUE2	Specifies the secure data of security function.	0x0000_042C	4
Security MPU Region 3 Start Address Register	SECMPUS3	Specifies the secure data of security function.	0x0000_0430	4
Security MPU Region 3 End Address Register	SECMPUE3	Specifies the secure data of security function.	0x0000_0434	4
Security MPU Access Control Register	SECMPUAC	Specifies the security enabled/disabled region.	0x0000_0438	4

Note 1. When the boot swap is set, the address of these registers change. Therefore, set (0x0000_2408 to 0x0000_243B) and (0x0000_0408 to 0x0000_043B) to the same value if boot swap is used.

6.2.4 AWS : Access Window Setting Register



Value after reset:

User setting

Bit	Symbol	Function	R/W
10:0	FAWS[10:0]	Access Window Start Block Address These bits specify the start block address for the access window. They do not represent the block number of the access window. The access window is only valid in the program flash area. The block address specifies the first address of the block and consists of the address bits [21:11].	R
14:11	—	When read, these bits return the written value.	R
15	FSPR	Protection of Access Window and Startup Area Select Function This bit controls the programming of the write/erase protection for the access window, the Startup Area Select Flag (BTFLG), and the temporary boot swap control. When this bit is set to 0, it cannot be changed to 1.	R
		 Executing the configuration setting command for programming the access window (FAWE[10:0], FAWS[10:0]) and the Startup Area Select Flag (BTFLG) is invalid Executing the configuration setting command for programming the access window (FAWE[10:0], FAWS[10:0]) and the Startup Area Select Flag (BTFLG) is valid 	
26:16	FAWE[10:0]	Access Window End Block Address These bits specify the end block address for the access window. They do not represent the block number of the access window. The access window is only valid in the program flash area. The end block address for the access window is the next block to the acceptable programming and erasure region defined by the access window. The block address specifies the first address of the block and consists of the address bits [21:11].	R
30:27	—	When read, these bits return the written value.	R



Bit	Symbol	Function	R/W
31	BTFLG	Startup Area Select Flag This bit specifies whether the address of the startup area is exchanged for the boot swap function.	R
		 0: First 8-KB area (0x0000_0000 to 0x0000_1FFF) and second 8-KB area (0x0000_2000 to 0x0000_3FFF) are exchanged 1: First 8-KB area (0x0000_0000 to 0x0000_1FFF) and second 8-KB area (0x0000_2000 to 0x0000_3FFF) are not exchanged 	

Issuing the program or erase command to an area outside the access window causes a command-locked state. The access window is only valid in the program flash area. The access window provides protection in self-programming mode, serial programming mode, and on-chip debug mode. The access window can be locked by the FSPR bit.

The access window is specified in both the FAWS[10:0] bits and the FAWE[10:0] bits. The settings for the FAWS[10:0] and FAWE[10:0] bits are as follows:

FAWE[10:0] = FAWS[10:0]: The P/E command is allowed to execute in the full program flash area.

FAWE[10:0] > FAWS[10:0]: The P/E command is only allowed to execute in the window from the block pointed to by the FAWS[10:0] bits to the block one lower than the block pointed to by the FAWE[10:0] bits.

FAWE[10:0] < FAWS[10:0]: The P/E command is not allowed to execute in the program flash area.



Figure 6.2 Access window overview

6.2.5 OSIS : OCD/Serial Programmer ID Setting Register

The OSIS register stores the ID for ID code protection of the OCD/serial programmer. When connecting the OCD/serial programmer, write values so that the MCU can determine whether to permit the connection. Use this register to check whether a code transmitted from the OCD/serial programmer matches the ID code in the option-setting memory. When the ID codes match, connection with the OCD/serial programmer is permitted, if not, connection with the OCD/serial programmer is not possible. The OSIS register must be set in 32-bit words.



Address:	0x0101_0018, 0x0101_0020, 0x0101_0028, 0x0101_0030
Bit position:	31 0
Bit field:	
Value after reset:	User setting

These fields hold the ID for use in ID authentication for the OCD/serial programmer.

ID code bits [127] and [126] determine whether the ID code protection is enabled, and the authentication method to use with the host. Table 6.3 shows how the ID code determines the authentication method.

 Table 6.3
 Specifications for ID code protection

Operating mode on boot up	ID code	State of protection	Operations on connection to programmer or on- chip debugger
Serial programming mode (SCI boot mode) On-chip debug mode	0xFF, …, 0xFF (all bytes are 0xFF)	Protection disabled	The ID code is not checked, the ID code always matches, and the connection to the serial programmer or on-chip debugger ^{*1} is permitted.
	Bit [127] = 1, bit [126] = 1, and at least one of the 16 bytes is not 0xFF	Protection enabled	Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted. Mismatching ID code indicates transition to the ID code protection wait state. When the ID code sent from the serial programmer or the on-chip debugger is ALeRASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_FFFF_FFFF, the content of the user flash area is erased and all bits in the OSIS register are 1. However, when the AWS_FSPR bit is 0 or security MPU is enabled, the content of the user flash area is not erased.
	Bit [127] = 1 and bit [126] = 0	Protection enabled	Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted. Mismatching ID code indicates transition to the ID code protection wait state.
	Bit [127] = 0	Protection enabled	The ID code is not checked, the ID code is always mismatching, the connection to the serial programmer or the on-chip debugger is prohibited. When the ID code sent from the on-chip debugger is ALeRASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_FFFF_FFFF, the content of the user flash area is erased and all bits in the OSIS register are 1. However, when the AWS_FSPR bit is 0 or security MPU is enabled, the content of the user flash area is not erased.

Note 1. Never send the ID code from on-chip debugger. Or send ID code 0xFF, ..., 0xFF (all bytes 0xFF) from on-chip debugger.

6.3 Setting Option-Setting Memory

6.3.1 Allocation of Data in Option-Setting Memory

Programming data is allocated to the addresses in the option-setting memory shown in Figure 6.1. The allocated data is used by tools such as a flash programming software or an on-chip debugger.

Note: Programming formats vary depending on the compiler. See the compiler manual for details.

6.3.2 Setting Data for Programming Option-Setting Memory

Allocating data according to the procedure described in section 6.3.1. Allocation of Data in Option-Setting Memory, alone does not actually write the data to the option-setting memory. You must also follow one of the actions described in this section.



(1) Changing the option-setting memory by self-programming

Use the programming command to write data to the program flash area. Use the configuration setting command to write data to the option-setting memory in the configuration setting area. In addition, use the startup area select function to safely update the boot program that includes the option-setting memory.

For details of the programming command, the configuration setting command, and the startup area select function, see section 37, Flash Memory.

(2) Debugging through an OCD or programming by a flash writer

This procedure depends on the tool in use, see the tool manual for details.

The MCU provides two setting procedures:

- Read the data allocated as described in section 6.3.1. Allocation of Data in Option-Setting Memory, from an object file or Motorola S-format file generated by the compiler, and write the data to the MCU
- Use the GUI interface of the tool to program the same data as allocated in section 6.3.1. Allocation of Data in Option-Setting Memory.

6.4 Usage Notes

6.4.1 Data for Programming Reserved Areas and Reserved Bits in the Option-Setting Memory

When reserved areas and reserved bits in the option-setting memory are within the scope of programming, write 1 to all bits of reserved areas and all reserved bits. If 0 is written to these bits, normal operation cannot be guaranteed.

6.4.2 Note on FSPR Bit

The AWS.FSPR bit cannot be changed to 1 once it is set to 0. At that time, access window and startup area selection cannot be set again.



7. Low Voltage Detection (LVD)

7.1 Overview

The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.

Voltage monitor registers are used to configure the LVD to trigger an interrupt, event link output, or reset when the thresholds are crossed.

Table 7.1 lists the LVD specifications. Figure 7.1 shows a block diagram of the voltage monitor 0 reset generation circuit. Figure 7.2 shows a block diagram of the voltage monitor 1 interrupt and reset circuit, and Figure 7.3 shows a block diagram of the voltage monitor 2 interrupt and reset circuit.

Parameter		Voltage monitor 0	Voltage monitor 1	Voltage monitor 2
Means for setting up operation		OFS1 register	Registers	Registers
Target for mo	nitoring	VCC pin input voltage	VCC pin input voltage	VCC pin input voltage
Monitored voltage		V _{det0}	V _{det1}	V _{det2}
Detected event		Voltage falls past V_{det0}	Voltage rises or falls past V _{det1}	Voltage rises or falls past V _{det2}
Detection voltage		Selectable from 5 different levels in the OFS1.VDSEL0[2:0] bits	Selectable from 16 different levels in the LVDLVLR.LVD1LVL[4:0] bits	Selectable from 4 different levels in the LVDLVLR.LVD2LVL[2:0] bits
Monitoring flag		None	LVD1SR.MON flag: Monitors whether voltage is higher or lower than V _{det1}	LVD2SR.MON flag: Monitors whether voltage is higher or lower than V _{det2}
			LVD1SR.DET flag: V _{det1} passage detection	LVD2SR.DET flag: V _{det2} passage detection
Process on	Reset	Voltage monitor 0 reset	Voltage monitor 1 reset	Voltage monitor 2 reset
voltage detection		Reset when $V_{det0} > VCC$ CPU restart after specified time with VCC > V_{det0}	$\label{eq:constraint} \begin{array}{l} \mbox{Reset when } V_{det1} > VCC \\ \mbox{CPU restart timing selectable:} \\ \mbox{after specified time with } VCC > V_{det1} \\ \mbox{or } V_{det1} > VCC \end{array}$	$\label{eq:restant} \begin{array}{l} \mbox{Reset when } V_{det2} > VCC \\ \mbox{CPU restart timing selectable:} \\ \mbox{after specified time with either VCC } \\ \mbox{V}_{det2} \mbox{ or } V_{det2} > VCC \end{array}$
	Interrupt	No interrupt	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt
			Non-maskable or maskable interrupt selectable	Non-maskable or maskable interrupt selectable
			Interrupt request issued when V _{det1} > VCC and VCC > V _{det1} or either	Interrupt request issued when V _{det2} > VCC and VCC > V _{det2} or either
Event link fun	nction	None	Available Output of event signals on detection of V _{det1} crossings	Available Output of event signals on detection of V _{det2} crossings

Table 7.1 LVD specifications









Figure 7.2 Block diagram of voltage monitor 1 interrupt and reset circuit







7.2 Register Descriptions

7.2.1 LVCMPCR : Voltage Monitor Circuit Control Register

Base address: SYSC = 0x4001_E000

Offset address: 0x417



Bit	Symbol	Function	R/W
4:0	—	These bits are read as 0. The write value should be 0.	R/W
5	LVD1E	Voltage Detection 1 Enable	R/W
		0: Voltage detection 1 circuit disabled1: Voltage detection 1 circuit enabled	
6	LVD2E	Voltage Detection 2 Enable	R/W
		0: Voltage detection 2 circuit disabled1: Voltage detection 2 circuit enabled	
7	_	This bit is read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

LVD1E bit (Voltage Detection 1 Enable)

When using voltage detection 1 interrupt/reset or the LVD1SR.MON flag, set the LVD1E bit to 1. The voltage detection 1 circuit starts when LVD1 operation stabilization time ($t_{d(E-A)}$) elapses after the LVD1E bit value is changed from 0 to 1. For details on $t_{d(E-A)}$, see section 41, Electrical Characteristics.

LVD2E bit (Voltage Detection 2 Enable)

When using voltage detection 2 interrupt/reset or the LVD2SR.MON flag, set the LVD2E bit to 1. The voltage detection 2 circuit starts when LVD2 operation stabilization time $t_{d(E-A)}$ elapses after the LVD2E bit value is changed from 0 to 1. For details on LVD2 operation stabilization time $t_{d(E-A)}$, see section 41, Electrical Characteristics.



7.2.2 LVDLVLR : Voltage Detection Level Select Register

Base address:	SYSC = 0x4001_	E000
Offset address:	0x418	

Bit position:	7	6	5	4	3	2	1	0
Bit field:	LVD2LVL[2:0]			LVD1LVL[4:0]				
Value after reset:	0	0	0	0	0	1	1	1

Bit	Symbol	Function	R/W
4:0	LVD1LVL[4:0]	Voltage Detection 1 Level Select (Standard voltage during fall in voltage) ^{*1}	R/W
		0x00: V _{det1 0}	
		0x01: V _{det1 1}	
		0x02: V _{det1 2}	
		0x03: V _{det1 3}	
		0x04: V _{det1 4}	
		0x05: V _{det1 5}	
		0x06: V _{det1 6}	
		0x07: V _{det17}	
		0x08: V _{det1_8}	
		0x09: V _{det1_9}	
		0x0A: V _{det1_A}	
		0x0B: V _{det1_B}	
		0x0C: V _{det1_C}	
		0x0D: V _{det1_D}	
		0x0E: V _{det1_E}	
		0x0F: V _{det1_F}	
		Others: Setting prohibited	
7:5	LVD2LVL[2:0]	Voltage Detection 2 Level Select (Standard voltage during fall in voltage) ^{*1}	R/W
		0 0 0: V _{det2_0}	
		0 0 1: V _{det2_1}	
		0 1 0: V _{det2_2}	
		0 1 1: V _{det2_3}	
		Others: Setting prohibited	

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

Note 1. See section 41, Electrical Characteristics for the voltage levels to be detected. Keep the initial value if LVD1 is not used. When using LVD0, set the detection voltage of LVD1 higher than the detection voltage of LVD0. The LVD1LVL [4:0] bits can be rewritten only once after reset.

The contents of the LVDLVLR register can only be changed if the LVCMPCR.LVD1E and LVCMPCR.LVD2E bits (voltage detection n circuit disable, n = 1, 2) are both 0. Do not set LVD detectors 1 and 2 to the same voltage detection level.

7.2.3 LVD1CR0 : Voltage Monitor 1 Circuit Control Register 0

Base address: SYSC = 0x4001_E000

Offset address: 0x41A

Bit position:	7	6	5	4	3	2	1	0
Bit field:	RN	RI	_		_	CMPE	_	RIE
Value after reset:	1	0	0	0	х	0	0	0

Bit	Symbol	Function	R/W
0	RIE	Voltage Monitor 1 Interrupt/Reset Enable	R/W
		0: Disable	
1	_	This bit is read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
2	CMPE	Voltage Monitor 1 Circuit Comparison Result Output Enable	R/W
		 0: Disable voltage monitor 1 circuit comparison result output 1: Enable voltage monitor 1 circuit comparison result output 	
3	_	The read value is undefined. The write value should be 1.	R/W
5:4	_	These bits are read as 0. The write value should be 0.	
6	RI	Voltage Monitor 1 Circuit Mode Select	
		 Generate voltage monitor 1 interrupt on V_{det1} crossing Enable voltage monitor 1 reset when the voltage falls to and below V_{det1} 	
7	RN	Voltage Monitor 1 Reset Negate Select	R/W
		0: Negate after a stabilization time (t_{LVD1}) when VCC > V_{det1} is detected 1: Negate after a stabilization time (t_{LVD1}) on assertion of the LVD1 reset	

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

RIE bit (Voltage Monitor 1 Interrupt/Reset Enable)

The RIE bit enables or disables voltage monitor 1 interrupt/reset. Ensure that neither a voltage monitor 1 interrupt nor a voltage monitor 1 reset is generated during programming or erasure of the flash memory.

CMPE bit (Voltage Monitor 1 Circuit Comparison Result Output Enable)

The CMPE bit enables or disables voltage monitor 1 circuit comparison result output. Set the CMPE bit to 1 after the voltage detection 1 circuit enables and stabilization time $(t_{d(E-A)})$ elapses. When stopping the voltage detection 1 circuit, disable the voltage detection 1 circuit after setting the CMPE bit is 0.

RN bit (Voltage Monitor 1 Reset Negate Select)

If the RN bit is set to 1 (negation follows a stabilization time on assertion of the LVD1 reset signal), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). In addition, for a transition to Software Standby mode, the only possible value for the RN bit is 0 (negation follows stabilization time when VCC > V_{det1} is detected). Do not set the RN bit to 1 when this is the case.

7.2.4 LVD2CR0 : Voltage Monitor 2 Circuit Control Register 0



Bit	Symbol	Function	R/W
0	RIE	Voltage Monitor 2 Interrupt/Reset Enable	
		0: Disable	
		1: Enable	
1	—	This bit is read as 0. The write value should be 0.	R/W
2	CMPE	Voltage Monitor 2 Circuit Comparison Result Output Enable	R/W
		0: Disable voltage monitor 2 circuit comparison result output	
		 Enable voltage monitor 2 circuit comparison result output 	
3	_	The read value is undefined. The write value should be 1.	R/W
5:4	—	These bits are read as 0. The write value should be 0.	R/W
6	RI	Voltage Monitor 2 Circuit Mode Select	R/W
		0: Generate voltage monitor 2 interrupt on V _{det2} crossing	
		1: Enable voltage monitor 2 reset when the voltage falls to and below V_{det2}	



Bit	Symbol	Function	
7	RN	Voltage Monitor 2 Reset Negate Select 0: Negate after a stabilization time (t _{LVD2}) when VCC > V _{det2} is detected 1: Negate after a stabilization time (t _{LVD2}) on assertion of the LVD2 reset	

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

RIE bit (Voltage Monitor 2 Interrupt/Reset Enable)

The RIE bit enables or disables the voltage monitor 2 interrupt/reset. Ensure that neither a voltage monitor 2 interrupt nor a voltage monitor 2 reset is generated during programming or erasure of the flash memory.

CMPE bit (Voltage Monitor 2 Circuit Comparison Result Output Enable)

The CMPE bit enables or disables voltage monitor 2 circuit comparison result output. Set the CMPE bit to 1 after the voltage detection 2 circuit enables and stabilization time $(t_{d(E-A)})$ elapses. When stopping the voltage detection 2 circuit, disable the voltage detection 2 circuit after setting the CMPE bit is 0.

RN bit (Voltage Monitor 2 Reset Negate Select)

If the RN bit is set to 1 (negating LVD2 reset in a specified time after its assertion), set the MOCOCR.MCSTP bit to 0 (the MOCO operates). Additionally, for a transition to Software Standby mode, the only possible value for the RN bit is 0 (negation follows a stabilization time when $VCC > V_{det2}$ is detected). Do not set the RN bit to 1 (negation follows a stabilization time after assertion of the LVD2 reset signal) when this is the case.

7.2.5 LVD1CR1 : Voltage Monitor 1 Circuit Control Register

Base address: SYSC = 0x4001_E000 Offset address: 0x0E0 Bit position: 7 6 5 4 3 2 0 IRQSE IDTSEL[1:0] Bit field L Value after reset: 0 0 0 0 0 0 0 1

Bit	Symbol	Function	R/W
1:0	IDTSEL[1:0]	DTSEL[1:0] Voltage Monitor 1 Interrupt Generation Condition Select	
		0 0: When VCC \geq V _{det1} (rise) is detected	
		0 1: When VCC < V _{det1} (fall) is detected	
		1 0: When fall and rise are detected	
		1 1: Settings prohibited	
2	IRQSEL	Voltage Monitor 1 Interrupt Type Select	R/W
		0: Non-maskable interrupt	
		1: Maskable interrupt ^{*1}	
7:3	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC3 bit to 1 (writing enabled) before rewriting this register.

Note 1. When enabling maskable interrupts, do not change the NMIER.LVD1EN bit value in the ICU from the reset state.

7.2.6 LVD1SR : Voltage Monitor 1 Circuit Status Register





Bit	Symbol	Function	R/W
0	DET	Voltage Monitor 1 Voltage Variation Detection Flag 0: Not detected 1: V _{det1} crossing is detected	R/W ^{*1}
1	MON	Voltage Monitor 1 Signal Monitor Flag 0: VCC < V _{det1} 1: VCC ≥ V _{det1} or MON is disabled	R
7:2	—	These bits are read as 0. The write value should be 0.	R/W

Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register. Note[.]

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, 2 system clock cycles are required for the bit to be read as 0.

DET flag (Voltage Monitor 1 Voltage Variation Detection Flag)

The DET flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.CMPE bit is 1 (voltage monitor 1 circuit comparison result output enabled).

When detecting V_{det1}, set the DET flag to 0 after setting LVD1CR0.RIE is 0 (disabled). When setting LVD1CR0.RIE bit to 1 (enabled) after setting it to 0, wait for 2 or more PCLKB cycles which have elapsed.

MON flag (Voltage Monitor 1 Signal Monitor Flag)

The MON flag is enabled when the LVCMPCR.LVD1E bit is 1 (voltage detection 1 circuit enabled) and the LVD1CR0.CMPE bit is 1 (voltage monitor 1 circuit comparison result output enabled).

7.2.7 LVD2CR1 : Voltage Monitor 2 Circuit Control Register 1

Base address: SYSC = 0x4001_E000 Offset address: 0x0E2 Bit position: 7 6 5 4 3 2 1 0 IRQSE Bit field: IDTSEL[1:0] Т Value after reset: 0 0 0 0 0 0 0 1

Bit	Symbol	Function	R/W
1:0	IDTSEL[1:0]	Voltage Monitor 2 Interrupt Generation Condition Select	R/W
		0 0: When VCC \geq V _{det2} (rise) is detected	
		0 1: When VCC < V _{det2} (fall) is detected	
		1 0: When fall and rise are detected	
		1 1: Settings prohibited	
2	IRQSEL	Voltage Monitor 2 Interrupt Type Select	R/W
		0: Non-maskable interrupt	
		1: Maskable interrupt ^{*1}	
7:3	—	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC3 bit to 1 (writing enabled) before rewriting this register.

Note 1. When enabling maskable interrupts, do not change the NMIER.LVD2EN bit value in the ICU from the reset state.

7.2.8 LVD2SR : Voltage Monitor 2 Circuit Status Register



0



Bit	Symbol	Function	R/W
0	DET	Voltage Monitor 2 Voltage Variation Detection Flag 0: Not detected 1: V _{det2} crossing is detected	R/W ^{*1}
1	MON	Voltage Monitor 2 Signal Monitor Flag 0: VCC < V _{det2} 1: VCC ≥ V _{det2} or MON is disabled	R
7:2	—	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC3 bit to 1 (write enabled) before rewriting this register.

Note 1. Only 0 can be written to this bit. After writing 0 to this bit, 2 system clock cycles are required for the bit to be read as 0.

DET flag (Voltage Monitor 2 Voltage Variation Detection Flag)

The DET flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.CMPE bit is 1 (voltage monitor 2 circuit comparison result output enabled).

When detecting V_{det2} , set the DET flag to 0 after setting LVD2CR0.RIE is 0 (disabled). When setting LVD2CR0.RIE bit to 1 (enabled) after setting it to 0, wait for 2 or more PCLKB cycles which have elapsed.

MON flag (Voltage Monitor 2 Signal Monitor Flag)

The MON flag is enabled when the LVCMPCR.LVD2E bit is 1 (voltage detection 2 circuit enabled) and the LVD2CR0.CMPE bit is 1 (voltage monitor 2 circuit comparison result output enabled).

7.3 VCC Input Voltage Monitor

7.3.1 Monitoring V_{det0}

The comparison results from voltage monitor 0 are not available for reading.

7.3.2 Monitoring V_{det1}

Table 7.2 shows the procedures to set up monitoring against V_{det1} . After the settings are complete, the comparison results from voltage monitor 1 can be monitored with the LVD1SR.MON flag.

Table 7.2 Procedures to set up monitoring against V_{det1}

Step		Monitoring the comparison results from voltage monitor 1
Setting up the voltage	1	Set LVCMPCR.LVD1E = 0 to disable voltage detection 1 before writing to the LVDLVLR.LVD1LVL[4:0] bits.
detection 1 circuit	2	Select the detection voltage in the LVDLVLR.LVD1LVL[4:0] bits.
	3	Set LVCMPCR.LVD1E = 1 to enable the voltage detection 1 circuit.
	4	Wait for at least t _{d (E-A)} for the LVD1 operation stabilization time after LVD1 is enabled.
Enabling output		Set LVD1CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 1.

7.3.3 Monitoring V_{det2}

Table 7.3 shows the procedures to set up monitoring against V_{det2} . After the settings are complete, the comparison results from voltage monitor 2 can be monitored in the LVD2SR.MON flag.

Table 7.3 Procedures to set up monitoring ag	igainst V _{det2}
--	---------------------------

Step		Monitoring the results of comparison by voltage monitor 2
Setting up the voltage	1	Set LVCMPCR.LVD2E = 0 to disable voltage detection 2 before writing to the LVDLVLR.LVD2LVL[2:0] bits.
detection 2 circuit	2	Select the detection voltage in the LVDLVLR.LVD2LVL[2:0] bits.
	3	Set LVCMPCR.LVD2E = 1 to enable the voltage detection 2 circuit.
	4	Wait for at least $t_{d (E-A)}$ for the LVD2 operation stabilization time after LVD2 is enabled.
Enabling output 5 Set LVD2CR0.CMPE = 1 to enable output of the compar		Set LVD2CR0.CMPE = 1 to enable output of the comparison results from voltage monitor 2.



7.4 Reset from Voltage Monitor 0

When using the reset from voltage monitor 0, clear the OFS1.LVDAS bit to 0 to enable the voltage monitor 0 reset after a reset. However, at boot mode, the reset from voltage monitor 0 is disabled regardless of the value of the OFS1.LVDAS bit.

Figure 7.4 shows an example of operations for a voltage monitor 0 reset.



7.5 Interrupt and Reset from Voltage Monitor 1

An interrupt or reset can be generated in response to the comparison results from the voltage monitor 1 circuit.

Table 7.4 shows the procedures for setting bits related to the voltage monitor 1 interrupt/reset so that voltage monitoring occurs. Table 7.5 shows the procedures for setting bits related to the voltage monitor 1 interrupt/reset so that voltage monitoring stops. Figure 7.5 shows an example of operations for a voltage monitor 1 interrupt. For the operation of the voltage monitor 1 reset, see Figure 5.2 in section 5, Resets.

When using the voltage monitor 1 circuit in Software Standby mode, set up the circuit using the procedures in this section.

(1) Setting in Software Standby mode

• When VCC > V_{det1} is detected, negate the voltage monitor 1 reset signal (LVD1CR0.RN = 0) following a stabilization time.



Table 7.4 Procedures for setting bits related to voltage monitor 1 interrupt and voltage monitor 1 reset so that voltage monitoring occurs

Step		Voltage monitor 1 interrupt (voltage monitor 1 ELC event output)	Voltage monitor 1 reset	
Setting up the voltage	1	Set LVCMPCR.LVD1E = 0 to disable voltage detectio	n 1 before writing to the LVDLVLR register.	
detection 1 circuit	2	Select the detection voltage in the LVDLVLR.LVD1LV	elect the detection voltage in the LVDLVLR.LVD1LVL[4:0] bits.	
	3	Set LVCMPCR.LVD1E = 1 to enable the voltage dete	ction 1 circuit.	
	4	Wait for at least $t_{d\ (E-A)}$ for the LVD1 operation stabiliz	ation time after LVD1 is enabled. ^{*1}	
Setting up the voltage monitor 1 interrupt or reset	5	Set LVD1CR0.RI = 0 to select the voltage monitor 1 interrupt.	 Set LVD1CR0.RI = 1 to select the voltage monitor 1 reset. Select the type of reset negation in the LVD1CR0.RN bit. 	
	6	 Select the interrupt request condition in the LVD1CR1.IDTSEL[1:0] bits. Select the interrupt type in the LVD1CR1.IRQSEL bit. 	_	
Enabling output	7	Set LVD1SR.DET = 0.		
	8	Set LVD1CR0.RIE = 1 to enable the voltage monitor	1 interrupt or reset. ^{*2}	
	9	Set LVD1CR0.CMPE = 1 to enable output of the com	parison results from voltage monitor 1.	

Note 1. Steps 5 to 8 can be performed during the wait time in step 4. For details on $t_{d (E-A)}$, see section 41, Electrical Characteristics. Note 2. Step 8 is not required if only the ELC event signal is to be output.

Table 7.5Procedures for setting bits related to voltage monitor 1 interrupt and voltage monitor 1 reset so that
voltage monitoring stops

Step		Voltage monitor 1 interrupt (voltage monitor 1 ELC event output), voltage monitor 1 reset	
Stopping the enabling output	1	Set LVD1CR0.CMPE = 0 to disable output of the comparison results from voltage monitor 1.	
	2	Set LVD1CR0.RIE = 0 to disable the voltage monitor 1 interrupt or reset.*1	
Stopping the voltage detection 1 circuit	3	Set LVCMPCR.LVD1E = 0 to disable the voltage detection 1 circuit.	

Note 1. Step 2 is not required if only the ELC event signal is to be output.

If the voltage monitor 1 interrupt or reset setting is to be made again after it is used and stopped once, you can omit the following steps in the procedures for stopping and setting, depending on the conditions:

- Setting the voltage detection 1 circuit is not required if the settings for the circuit do not change.
- Setting the voltage monitor 1 interrupt or reset is not required if the settings for the voltage monitor 1 interrupt or voltage monitor 1 reset do not change.

Figure 7.5 shows an example of the voltage monitor 1 interrupt operation.





Figure 7.5 Example of voltage monitor 1 interrupt operation

7.6 Interrupt and Reset from Voltage Monitor 2

An interrupt or reset can be generated in response to the comparison results from the voltage monitor 2 circuit.

Table 7.6 shows the procedures for setting bits related to the voltage monitor 2 interrupt/reset so that voltage monitoring occurs. Table 7.7 shows the procedures for setting bits related to the voltage monitor 2 interrupt/reset so that voltage monitoring stops. Figure 7.6 shows an example of operations for a voltage monitor 2 interrupt. For the operation of the voltage monitor 2 reset, see Figure 5.2 in section 5, Resets.

When using the voltage monitor 2 circuit in Software Standby mode, set up the circuit with the following procedures.

(1) Setting in Software Standby mode

• When VCC > V_{det2} is detected, negate the voltage monitor 2 reset signal (LVD2CR0.RN = 0) following a LVD2 stabilization time.

Table 7.6Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that
voltage monitoring occurs (1 of 2)

Step		Voltage monitor 2 interrupt (voltage monitor 2 ELC event output)	Voltage monitor 2 reset	
Setting up the voltage detection 2 circuit	1	Set LVCMPCR.LVD2E = 0 to disable voltage detection 2 before writing to the LVDLVLR register.		
	2	Select the detection voltage in the LVDLVLR.LVD2LVL[2:0] bits.		
	3	Set LVCMPCR.LVD2E = 1 to enable the voltage detection 2 circuit.		
	4	Wait for at least $t_{d\ (E-A)}$ for the LVD2 operation stabiliz	ation time after LVD2 is enabled. ^{*1}	



Table 7.6Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that
voltage monitoring occurs (2 of 2)

Step		Voltage monitor 2 interrupt (voltage monitor 2 ELC event output)	Voltage monitor 2 reset	
Setting up the voltage monitor 2 interrupt or reset	5	Set LVD2CR0.RI = 0 to select the voltage monitor 2 interrupt.	 Set LVD2CR0.RI = 1 to select the voltage monitor 2 reset. Select the type of reset negation in the LVD2CR0.RN bit. 	
	6	 Select the interrupt request condition in the LVD2CR1.IDTSEL[1:0] bits. Select the interrupt type in the LVD2CR1.IRQSEL bit. 		
Enabling output	7	Set LVD2SR.DET = 0.		
	8	Set LVD2CR0.RIE = 1 to enable the voltage monitor 2 interrupt or reset.*2		
	9	Set LVD2CR0.CMPE = 1 to enable output of the com	parison results from voltage monitor 2.	

Note 1. Steps 5 to 8 can be performed during the wait time in step 4. For details on $t_{d(E-A)}$, see section 41, Electrical Characteristics. Note 2. Step 8 is not required if only the ELC event signal is to be output.

Table 7.7Procedures for setting bits related to voltage monitor 2 interrupt and voltage monitor 2 reset so that
voltage monitoring stops

Step		Voltage monitor 2 interrupt (voltage monitor 2 ELC event output), voltage monitor 2 reset
Settings to stop enabling output	1	Set LVD2CR0.CMPE = 0 to disable output of the comparison results from voltage monitor 2.
	2	Set LVD2CR0.RIE = 0 to disable the voltage monitor 2 interrupt or reset.*1
Stopping the voltage detection 2 circuit	3	Set LVCMPCR.LVD2E = 0 to disable the voltage detection 2 circuit.

Note 1. Step 2 is not required if only the ELC event signal is to be output.

If the voltage monitor 2 interrupt or reset setting is to be made again after it is used and stopped once, you can omit the following steps in the procedures for stopping and setting, depending on the conditions:

- Setting the voltage detection 2 is not required if the settings for the circuit do not change.
- Setting the voltage monitor 2 interrupt or reset is not required if the settings for the voltage monitor 2 interrupt or voltage monitor 2 reset do not change.




Figure 7.6 Example of voltage monitor 2 interrupt operation

7.7 Event Link Controller (ELC) Output

The LVD can output the event signals to the Event Link Controller (ELC).

(1) V_{det1} Crossing Detection Event

The LVD outputs the event signal when it detects that the voltage has passed the V_{det1} voltage while both the voltage detection 1 circuit and the voltage monitor 1 circuit comparison result output are enabled.

(2) V_{det2} Crossing Detection Event

The LVD outputs the event signal when it detects that the voltage has passed the V_{det2} voltage while both the voltage detection 2 circuit and the voltage monitor 2 circuit comparison result output are enabled.

When enabling the event link output function of the LVD, you must enable the LVD before enabling the LVD event link function of the ELC. To stop the event link output function of the LVD, you must stop the LVD before disabling the LVD event link function of the ELC.

7.7.1 Interrupt Handling and Event Linking

The LVD provides bits to separately enable or disable the voltage monitor 1 and 2 interrupts. When an interrupt source is generated and the interrupt is enabled by the interrupt enable bit, the interrupt signal is output to the CPU.

In contrast, as soon as an interrupt source is generated, an event link signal is output as the event signal to the other module through the ELC, regardless of the state of the interrupt enable bit.

It is possible to output voltage monitor 1 and 2 interrupts in Software Standby mode.

• When a V_{det1} or V_{det2} passage events is detected in Software Standby mode, event signals are not generated for the ELC because the clock is not supplied in Software Standby mode. Because the V_{det1} and V_{det2} passage detection flags



are saved, when the clock supply resumes after returning from Software Standby mode, the event signals for the ELC are output based on the state of the V_{det1} and V_{det2} detection flags.



8. Clock Generation Circuit

8.1 Overview

The MCU provides a clock generation circuit. Table 8.1 and Table 8.2 list the clock generation circuit specifications. Figure 8.1 and Figure 8.2 show a block diagram, and Table 8.3 lists the I/O pins.

 Table 8.1
 Clock generation circuit specifications for the clock sources

Clock source	Description	Specification
Main clock oscillator (MOSC)	Resonator frequency	1 MHz to 20 MHz
	External clock input frequency	Up to 20 MHz
	External resonator or additional circuit	ceramic resonator, crystal
	Connection pins	EXTAL, XTAL
	Drive capability switching	Available
	Oscillation stop detection function	Available
Sub-clock oscillator (SOSC)	Resonator frequency	32.768 kHz
	External resonator or additional circuit	crystal resonator
	Connection pins	XCIN, XCOUT
	Drive capability switching	Available
High-speed on-chip oscillator (HOCO)	Oscillation frequency	24/32/48/64 MHz
	User trimming	Available
Middle-speed on-chip oscillator	Oscillation frequency	8 MHz
(MOCO)	User trimming	Available
Low-speed on-chip oscillator (LOCO)	Oscillation frequency	32.768 kHz
	User trimming	Available
IWDT-dedicated on-chip oscillator	Oscillation frequency	15 kHz
	User trimming	No
External clock input for SWD (SWCLK)	Input clock frequency	Up to 12.5 MHz

Table 8.2 Clock generation circuit specifications for the internal clocks (1 of 2)

Item	Clock source	Clock supply	Specification
System clock (ICLK)	MOSC/SOSC ^{*1} /HOCO/ MOCO/LOCO	CPU, DTC, Flash, Flash-IF, SRAM	Up to 48 MHz Division ratios: 1/2/4/8/16/32/64 1 MHz to 48 MHz (P/E)
Peripheral module clock B (PCLKB)	MOSC/SOSC ^{*1} /HOCO/ MOCO/LOCO	Peripheral modules (CAC, ELC, I/O Ports, KINT, POEG, GPT, AGT, RTC, WDT, IWDT, SCI, IIC, SPI, CRC, ADC12, DAC12, ACMPLP, CTSU, DOC, AES, and TRNG)	Up to 32 MHz Division ratios:1/2/4/8/16/32/64
Peripheral module clock D (PCLKD)	MOSC/SOSC ^{*1} /HOCO/ MOCO/LOCO	Peripheral modules (GPT count clock, ADC12 conversion clock)	Up to 64 MHz Division ratios: 1/2/4/8/16/32/64
CAN clock (CANMCLK)	MOSC	CAN	1 MHz to 20 MHz
AGT clock (AGTSCLK/ AGTLCLK)	SOSC*1/LOCO	AGT	32.768 kHz
CAC Main clock (CACMCLK)	MOSC	CAC	Up to 20 MHz
CAC Sub clock (CACSCLK)	SOSC*1	CAC	32.768 kHz
CAC LOCO clock (CACLCLK)	LOCO	CAC	32.768 kHz
CAC MOCO clock (CACMOCLK)	мосо	CAC	8 MHz



Item	Clock source	Clock supply	Specification
CAC HOCO clock (CACHCLK)	носо	CAC	24/32/48/64 MHz
CAC IWDTLOCO clock (CACILCLK)	IWDTLOCO	CAC	15 kHz
RTC clock (RTCSCLK ^{*1/} RTCS128CLK/RTCLCLK)	SOSC/LOCO	RTC	32.768 kHz / 128 Hz
IWDT clock (IWDTCLK)	IWDTLOCO	IWDT	15 kHz
SysTick timer clock (SYSTICCLK)	LOCO	SysTick timer	32.768 kHz
Clock/buzzer output (CLKOUT)	MOSC/SOSC ^{*1} /LOCO/ MOCO/HOCO	CLKOUT pin	Up to 16 MHz Division ratios: 1/2/4/8/16/32/64/128
Serial wire clock (SWCLK)	SWCLK pin	OCD	Up to 12.5 MHz

Table 8.2	Clock generation	circuit specifications	for the internal clocks	(2 of 2)
-----------	------------------	------------------------	-------------------------	----------

Note: Restrictions on setting clock frequency: ICLK ≥ PCLKB, PCLKD ≥ PCLKB PCLKB Restrictions on clock frequency ratio: (N: integer, and up to 64)

ICLK:PCLKB = N:1, ICLK:PCLKD = N:1 or 1:N

Minimum ICLK frequency is 1 MHz in Programming/Erasure (P/E) mode.

Note 1. This clock is not supplied in Software Standby mode when the RCR4.ROPSEL bit is 1.



Figure 8.1 Clock generation circuit block diagram (Internal Clock Supply Architecture Type A)



RA2L1 User's Manual

8. Clock Generation Circuit





Table 8.3 Clock generation circuit input/output pins

Pin name	I/O	Description
XTAL	Output	These pins are used to connect a crystal resonator. The EXTAL pin can also be used to input an
EXTAL	Input	external clock. For details, see section 8.3.2. External Clock Input.
XCIN	Input	These pins are used to connect a 32.768-kHz crystal resonator
XCOUT	Output	
CLKOUT	Output	This pin is used to output the CLKOUT/BUZZER clock
SWCLK	Input	This pin is used to input from the SWD



8.2 Register Descriptions

8.2.1 SCKDIVCR : System Clock Division Control Register

Base address: SYSC = 0x4001_E000

Offset address: 0x020

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	—	_	-	-	_		ICK[2:0]		_		_	_	_	—	_	_
Value after reset:	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	—	_	_	_	_		PCKB[2:0]		_	_	_	_	_	1	PCKD[2:0]
Value after reset:	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0

Bit	Symbol	Function	R/W
2:0	PCKD[2:0]	Peripheral Module Clock D (PCLKD) Select ^{*2 *3} 0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 Others: Settings prohibited	R/W
7:3	—	These bits are read as 0. The write value should be 0.	R/W
10:8	РСКВ[2:0]	Peripheral Module Clock B (PCLKB) Select ^{*1 *3} 0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 Others: Settings prohibited	R/W
23:11	—	These bits are read as 0. The write value should be 0.	R/W
26:24	ICK[2:0]	System Clock (ICLK) Select ^{*1 *2 *3} 0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 Others: Settings prohibited	R/W
31:27	—	These bits are read as 0. The write value should be 0.	R/W

Note: For Internal Clock Supply Architecture Type B, the association between the frequencies of the system clock (ICLK), the peripheral module clock (PCLKB), and the peripheral module clock (PCLKD) should be ICLK : PCLKB : PCLKD = 1 : 1 : 1.

Write the same value to ICK[2:0], PCKB[2:0], and PCKD[2:0] when setting SCKDIVCR in Internal Clock Supply Architecture Type B. Note 1. The association between the frequencies of the system clock (ICLK) and the peripheral module clock (PCLKB) should be ICLK:PCLKB = N:1 (N: integer).

Note 2. The association between the frequencies of the system clock (ICLK) and the peripheral module clock (PCLKD) should be ICLK:PCLKD = N:1 or 1:N (N: integer).

Note 3. Selecting division by 1 to ICLK is prohibited when SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz and MEMWAIT.MEMWAIT = 0.

The SCKDIVCR register selects the frequencies of the system clock (ICLK), and peripheral module clock (PCLKB, PCLKD).



8.2.2 SCKSCR : System Clock Source Control Register

Base address:	SYSC =	0x4001	_E000	
Offset address:	0x026			
Bit position:	7	6	5	

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	CKSEL[2:0]		0]
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Function	R/W
2:0	CKSEL[2:0]	Clock Source Select ^{*1}	R/W
		0 0 0: HOCO	
		0 0 1: MOCO	
		0 1 0: LOCO	
		0 1 1: Main clock oscillator (MOSC)	
		1 0 0: Sub-clock oscillator (SOSC)	
		1 0 1: Setting prohibited	
		1 1 0: Setting prohibited	
		1 1 1: Setting prohibited	
7:3	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. Selecting a system clock source that is faster than 32 MHz (system clock source > 32 MHz) is prohibited when the SCKDIVCR.ICK[2:0] bits select division by 1 and MEMWAIT.MEMWAIT = 0.

The SCKSCR register selects the clock source for the system clock.

CKSEL[2:0] bits (Clock Source Select)

The CKSEL[2:0] bits select the source for the following modules:

- System clock (ICLK)
- Peripheral module clocks (PCLKB and PCLKD)

The bits select from one of the following sources:

- Low-speed on-chip oscillator (LOCO)
- Middle-speed on-chip oscillator (MOCO)
- High-speed on-chip oscillator (HOCO)
- Main clock oscillator (MOSC)
- Sub-clock oscillator (SOSC)

The operating state of each clock source is controlled not only by the clock oscillation enable settings but also by the operating modes of the product. Some clock sources might be forcibly stopped depending on the product operating mode being used.

Check the operation state of clock sources in each product operating mode, and do not select the clock source to be stopped in SCKSCR. The clock sources should be switched when there are no occurring internal asynchronous interrupt. For details, see section 10, Low Power Modes.

8.2.3 MEMWAIT : Memory Wait Cycle Control Register for Code Flash





Bit	Symbol	Function	R/W
0	MEMWAIT	Memory Wait Cycle Select for Code Flash	R/W
		0: No wait	
		1: Wait	
7:1	_	These bits are read as 0. The write value should be 0.	R/(W)

Note: Writing 0 to the MEMWAIT bit is prohibited when SCKDIVCR.ICK bit selects division by 1 and SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz).

Note: For Internal Clock Supply Architecture Type B selected by OFS1.ICSATS bit, the MEMWAIT settings is prohibited.

The MEMWAIT register controls the wait cycle of code flash read access.

MEMWAIT bit (Memory Wait Cycle Select for Code Flash)

This bit selects the wait cycle of code flash read access. The wait cycle of code flash access is set to no wait (MEMWAIT = 0) after a reset is released.

Before writing to the MEMWAIT bit, check the ICLK frequency and operation power control mode. The following restrictions apply when setting the ICLK and operation power control mode, and the MEMWAIT bit:

- When setting the ICLK to faster than 32 MHz (ICLK > 32 MHz), set MEMWAIT to 1 while ICLK is 32 MHz or less (ICLK ≤ 32 MHz) and the operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b). Setting MEMWAIT to 1 is prohibited in operation modes other than High-speed mode. Setting the ICLK faster than 32 MHz is prohibited while MEMWAIT = 0.
- When setting the ICLK from 32 MHz or faster (ICLK > 32 MHz) to 32 MHz or less (ICLK ≤ 32 MHz), the ICLK frequency must be set to 32 MHz or less while MEMWAIT = 1. Setting MEMWAIT to 0 is prohibited while ICLK is faster than 32 MHz. Setting MEMWAIT to 1 is prohibited in operation modes other than High-speed mode. MEMWAIT can be set to 0 while the ICLK frequency is 32 MHz or less and operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b).

Table 8.4 MEMWAIT bit setting

	MCU operation power control						
		High-speed mode					
MEMWAIT bit	Mode: except High-speed mode	ICLK ≤ 32 MHz	ICLK > 32 MHz				
0	1	1	—				
1	—	1	1				

Note: \checkmark : Setting is possible.

— : Setting is not possible.

8.2.4 FLDWAITR : Memory Wait Cycle Control Register for Data Flash

Base address:	FLCN =	0x407E	_C000					
Offset address:	0x3FC4							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	_			_	_			FLD AIT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	FLDWAIT1	Memory Wait Cycle Select for Data Flash	R/W
		0: 1 wait access (Default)	
		1. Z Walt access	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: Writing 0 to the FLDWAIT1 bit is prohibited when SCKDIVCR.ICK bit selects division by 1 and SCKSCR.CKSEL[2:0] bits select the system clock source that is faster than 32 MHz (ICLK > 32 MHz).

Note: For Internal Clock Supply Architecture Type B selected by OFS1.ICSATS bit, setting FLDWAIT1 is prohibited.

Note: There is no need to set FLDWAIT1 if data flash is not used.

The FLDWAITR register controls the wait cycle of data flash read access.



FLDWAIT1 bit (Memory Wait Cycle Select for Data Flash)

This bit selects the wait cycle of data flash read access. The wait cycle of data flash access is set to 1 wait (FLDWAIT1 = 0) after a reset is released.

The FLDWAIT1 settings for the data flash read access wait cycle are as follows:

- FLDWAIT1 = 0: 1 wait cycle
- FLDWAIT1 = 1: 2 wait cycles

Before writing to the FLDWAIT1 bit, check the ICLK frequency and operation power control mode. The following restrictions apply when setting the ICLK and operation power control mode, and the FLDWAIT1 bit:

- When setting the ICLK faster than 32 MHz (ICLK > 32 MHz), set FLDWAIT1 to 1 while ICLK is 32 MHz or less (ICLK \leq 32 MHz) and the operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b). Setting FLDWAIT1 to 1 is prohibited in operation modes other than High-speed mode. Setting the ICLK faster than 32 MHz is prohibited while FLDWAIT1 = 0.
- When setting the ICLK from 32 MHz or faster (ICLK > 32 MHz) to 32 MHz or less (ICLK ≤ 32 MHz), the ICLK frequency must be set to 32 MHz or less while FLDWAIT1 = 1. Setting FLDWAIT1 to 0 is prohibited while ICLK is faster than 32 MHz. Setting FLDWAIT1 to 1 is prohibited in operation modes other than High-speed mode. FLDWAIT1 can be set to 0 while the ICLK frequency is 32 MHz or less and operation power control mode is High-speed mode (OPCCR.OPCM[1:0] = 00b).

Table 8.5 FLDWAIT1 bit setting

	MCU operation power control							
	High-speed mode							
FLDWAIT1 bit	Mode: except High-speed mode	ICLK ≤ 32 MHz	ICLK > 32 MHz					
0	\checkmark	1	—					
1	_	1	1					

Note: \checkmark : Setting is possible.

— : Setting is not possible.

Figure 8.3 shows an example flow when setting ICLK faster than 32 MHz.





Figure 8.4 shows an example flow when setting ICLK less than or equal to 32 MHz when ICLK is greater than 32 MHz.







8.2.5 MOSCCR : Main Clock Oscillator Control Register

Base address: SYSC = 0x4001_E000 Offset address: 0x032 Bit position: 0 7 6 5 4 3 2 1 MOST Bit field: Ρ 1 Value after reset: 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	MOSTP	Main Clock Oscillator Stop	R/W
		 0: Operate the main clock oscillator^{*1} 1: Stop the main clock oscillator 	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. MOMCR register must be set before setting MOSTP to 0.

The MOSCCR register controls the main clock oscillator.

MOSTP bit (Main Clock Oscillator Stop)

The MOSTP bit starts or stops the main clock oscillator.



When changing the value of the MOSTP bit, execute subsequent instructions only after reading the bit to check that the value is updated.

When using the main clock, the Main Clock Oscillator Mode Oscillation Control Register (MOMCR) and the Main Clock Oscillator Wait Control Register (MOSCWTCR) must be set before setting MOSTP to 0. After setting the MOSTP bit to 0, confirm that the OSCSF.MOSCSF bit is set to 1 before using the main clock oscillator.

A fixed stabilization wait time is required after setting the main clock oscillator to start operation. A fixed wait time is also required for oscillation to stop after stopping the main clock oscillator.

The following restrictions apply when starting and stopping operation:

- After stopping the main clock oscillator, confirm that the OSCSF.MOSCSF bit is 0 before restarting the main clock oscillator
- Confirm that the main clock oscillator operates and that the OSCSF.MOSCSF bit is 1 before stopping the main clock oscillator
- Regardless of whether the main clock oscillator is selected as the system clock, confirm that the OSCSF.MOSCSF bit is set to 1 before executing a WFI instruction to place the MCU in Software Standby after operating the main clock oscillator mode.
- When a transition to Software Standby mode is to follow the setting to stop the main clock oscillator, confirm that the OSCSF.MOSCSF bit is set to 0 before executing the WFI instruction.

Writing 1 to MOSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 011b (system clock source = MOSC).

8.2.6 SOSCCR : Sub-Clock Oscillator Control Register

Base address: SYSC = 0x4001_E000

Offset address: 0x480

Bit position:	7	6	5	4	3	2	1	0
Bit field:	—	_	_	_	_	_	_	SOST P
Value after reset:	0	0	0	0	0	0	0	1

Bit	Symbol	Function	R/W
0	SOSTP	Sub Clock Oscillator Stop	R/W
		 0: Operate the sub-clock oscillator^{*1} 1: Stop the sub-clock oscillator 	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. The SOMCR register must be set before setting SOSTP to 0.

The SOSCCR register controls the sub-clock oscillator.

SOSTP bit (Sub Clock Oscillator Stop)

The SOSTP bit starts or stops the sub-clock oscillator. When changing the value of the SOSTP bit, only execute subsequent instructions after reading the bit to check that the value is updated. Use the SOSTP bit when using the sub-clock oscillator as the source for a peripheral module, for example the RTC. When using the sub-clock oscillator, set the Sub-Clock Oscillator Mode Control Register (SOMCR) before setting SOSTP to 0.

The following restrictions apply when starting and stopping the operation:

- After stopping the sub-clock oscillator, allow a stop interval of at least 5 SOSC clock cycles before restarting it
- After setting the SOSTP bit to 0, use the sub-clock only after the sub-clock oscillation stabilization time (t_{SUBOSCWT}) has elapsed.
- Regardless of whether the sub-clock oscillator is selected as the system clock, confirm that the sub-clock oscillation is stable before executing a WFI instruction to place the MCU in Software Standby mode



• When a transition to Software Standby mode is to follow the setting to stop the sub-clock oscillator, wait for at least 3 SOSC clock cycles before executing the WFI instruction.

Writing 1 to SOSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 100b (system clock source = SOSC).

8.2.7 LOCOCR : Low-Speed On-Chip Oscillator Control Register



Bit	Symbol	Function	R/W
0	LCSTP	LOCO Stop	R/W
		0: Operate the LOCO clock 1: Stop the LOCO clock	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The LOCOCR register controls the LOCO clock.

LCSTP bit (LOCO Stop)

The LCSTP bit starts or stops the LOCO clock.

After setting the LCSTP bit to 0 to start the LOCO clock, only use the clock after the LOCO clock-oscillation stabilization wait time (t_{LOCOWT}) elapses. A fixed stabilization wait time is required after setting the LOCO clock to start operation. A fixed wait time is also required after setting the LOCO clock to stop.

The following restrictions apply when starting and stopping operation:

- After stopping the LOCO clock, allow a stop interval of at least 5 LOCO clock cycles before restarting it
- Confirm that LOCO oscillation is stable before stopping the LOCO clock
- Regardless of whether the LOCO is selected as the system clock, confirm that LOCO oscillation is stable before executing a WFI instruction to place the MCU in Software Standby mode
- When a transition to Software Standby mode is to follow the setting to stop the LOCO clock, wait for at least 3 LOCO cycles before executing the WFI instruction.

Writing 1 to LCSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 010b (system clock source = LOCO).

Because the LOCO clock measures the wait time for other oscillators, it continues to oscillate while measuring this time, regardless of the setting in LOCOCR.LCSTP. As a result, the LOCO clock might be unintentionally supplied even when the LCSTP is set to stop.

8.2.8 HOCOCR : High-Speed On-Chip Oscillator Control Register





Bit	Symbol	Function	R/W
0	HCSTP	HOCO Stop	R/W*2
		 0: Operate the HOCO clock *3 1: Stop the HOCO clock 	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note: Writing to OPCCR.OPCM[1:0] is prohibited while HOCOCR.HCSTP = 0 and OSCSF.HOCOSF = 0 (HOCO is in stabilization wait counting).

Note 1. The HCSTP bit value after a reset is 0 when the OFS1.HOCOEN bit is 0. It is 1 when the OFS1.HOCOEN bit is 1.

Note 2. Writing HCSTP is prohibited while OPCCR.OPCMTSF = 1 or SOPCCR.SOPCMTSF = 1 (during transition of operating power control mode)

Note 3. If you are using the HOCO (HCSTP = 0), set the OFS1.HOCOFRQ1[2:0] bit to an optimum value.

The HOCOCR register controls the HOCO clock.

HCSTP bit (HOCO Stop)

The HCSTP bit starts or stops the HOCO clock.

After setting the HCSTP bit to 0 to start the HOCO clock, confirm that the OSCSF.HOCOSF is set to 1 before using the clock. When OFS1.HOCOEN is set to 0, confirm that OSCSF.HOCOSF is also set to 1 before using the HOCO clock. A fixed stabilization wait time is required after setting the HOCO clock to start operation. A fixed wait time is also required after setting the HOCO clock to start operation.

The following limitations apply when starting and stopping operation:

- After stopping the HOCO clock, confirm that the OSCSF.HOCOSF is 0 before restarting the HOCO clock.
- Confirm that the HOCO clock operates and that the OSCSF.HOCOSF is 1 before stopping the HOCO clock.
- Regardless of whether the HOCO clock is selected as the system clock, confirm that the OSCSF.HOCOSF is set to 1 before executing a WFI instruction to place the MCU in Software Standby mode after setting HOCO operation with the HCSTP bit.
- When a transition to Software Standby mode is to follow the setting of the HOCO clock to stop, confirm that the OSCSF.HOCOSF is set to 0 after setting the HOCO clock and before executing the WFI instruction.

Writing 1 to HCSTP is prohibited under the following condition:

• SCKSCR.CKSEL[2:0] = 000b (system clock source = HOCO).

8.2.9 MOCOCR : Middle-Speed On-Chip Oscillator Control Register



Bit	Symbol	Function	R/W
0	MCSTP	MOCO Stop 0: MOCO clock is operating 1: MOCO clock is stopped	R/W
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The MOCOCR register controls the MOCO clock.

MCSTP bit (MOCO Stop)

The MCSTP bit starts or stops the MOCO clock.



After setting MCSTP to 0, use the MOCO clock only after the MOCO clock oscillation stabilization time (t_{MOCOWT}) elapses. A fixed stabilization wait time is required after setting the MOCO clock to start operation. A fixed wait time is also required for oscillation to stop after setting the MOCO clock to stop operation.

The following restrictions apply when starting and stopping the oscillator:

- After stopping the MOCO clock, allow a stop interval of at least 5 MOCO clock cycles before restarting it
- Confirm that MOCO clock oscillation is stable before stopping the MOCO clock
- Regardless of whether the MOCO clock is selected as the system clock, confirm that MOCO clock oscillation is stable before executing a WFI instruction to place the MCU in Software Standby mode
- When a transition to Software Standby mode is to follow the setting to stop the MOCO clock, wait for at least 3 MOCO clock cycles before executing the WFI instruction.

Writing 1 to MCSTP is prohibited under the following condition:

SCKSCR.CKSEL[2:0] = 001b (system clock source = MOCO).

Writing 1 to the MCSTP bit (stopping the MOCO) is prohibited if oscillation stop detection is enabled in the Oscillation Stop Detection Control Register (OSTDCR.OSTDE).

8.2.10 OSCSF : Oscillation Stabilization Flag Register

0

0

0

0

Base address: SYSC = 0x4001_E000 Offset address: 0x03C Bit position 6 5 3 MOSC носо Bit field SF

0

Bit	Symbol	Function	R/W
0	HOCOSF	 HOCO Clock Oscillation Stabilization Flag 0: The HOCO clock is stopped or is not yet stable 1: The HOCO clock is stable, so is available for use as the system clock 	R
2:1	—	These bits are read as 0.	R
3	MOSCSF	Main Clock Oscillation Stabilization Flag 0: The main clock oscillator is stopped (MOSTP = 1) or is not yet stable ^{*2} 1: The main clock oscillator is stable, so is available for use as the system clock	R
7:4	_	These bits are read as 0.	R

0

SF

0/1*1

Note 1. The value after reset depends on the OFS1.HOCOEN setting.

When OFS1.HOCOEN = 1 (disable HOCO), the value after reset of HOCOSF is 0.

When OFS1.HOCOEN = 0 (enable HOCO), the HOCOSF value is set to 0 immediately after reset is released, and the HOCOSF value is set to 1 after the HOCO oscillation stabilization wait time elapses.

Note 2. This is true when an appropriate value is set in the Wait Control register for the main clock oscillator. If the wait time value is not sufficient, the oscillation stabilization flag is set to 1 and supply of the clock signal to the internal circuits starts before oscillation is stable

The OSCSF register contains flags to indicate the operating status of the counters in the oscillation stabilization wait circuits for the individual oscillators. After oscillation starts, these counters measure the wait time until each oscillator output clock is supplied to the internal circuits. An overflow of a counter indicates that the clock supply is stable and available for the associated circuit.

HOCOSF flag (HOCO Clock Oscillation Stabilization Flag)

The HOCOSF flag indicates the operating status of the counter that measures the wait time for the high-speed clock oscillator (HOCO). When OFS1.HOCOEN is set to 0, confirm that OSCSF.HOCOSF is set to 1 before using the HOCO clock.

[Setting condition]

Value after reset:

0

0



• When the HOCO clock is stopped and the HOCOCR.HCSTP bit is set to 0, and then the HOCO oscillation stabilization time is counted by the MOCO clock and supply of the HOCO clock within the MCU is started. For the HOCO oscillation stabilization time, see section 41, Electrical Characteristics.

[Clearing condition]

• When the HOCO clock is operating and then is deactivated because the HOCOCR.HCSTP bit is set to 1.

MOSCSF flag (Main Clock Oscillation Stabilization Flag)

The MOSCSF flag indicates the operating status of the counter that measures the wait time for the main clock oscillator.

[Setting condition]

• When the main clock oscillator is stopped and the MOSCCR.MOSTP bit is set to 0, and then the number of MOCO clock cycles corresponding to the setting of the MOSCWTCR register is counted and supply of the main clock within the MCU is started.

[Clearing condition]

• When the main clock oscillator is operating and then is deactivated because the MOSCCR.MOSTP bit is set to 1.

8.2.11 OSTDCR : Oscillation Stop Detection Control Register

Base address:	SYSC =	SYSC = 0x4001_E000						
Offset address:	0x040							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	OSTD E	_	_	_	_	_	_	OSTDI E
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	OSTDIE	Oscillation Stop Detection Interrupt Enable	R/W
		0: Disable oscillation stop detection interrupt (do not notify the POEG)1: Enable oscillation stop detection interrupt (notify the POEG)	
6:1	—	These bits are read as 0. The write value should be 0.	R/W
7	OSTDE	Oscillation Stop Detection Function Enable 0: Disable oscillation stop detection function 1: Enable oscillation stop detection function	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The OSTDCR register controls the oscillation stop detection function.

OSTDIE bit (Oscillation Stop Detection Interrupt Enable)

The OSTDIE bit enables the oscillation stop detection function interrupt. It also controls whether oscillation stop detection is reported to the POEG.

If the Oscillation Stop Detection flag in the Oscillation Stop Detection Status Register (OSTDSR.OSTDF) requires clearing, set the OSTDIE bit to 0 before clearing OSTDF. Wait for at least 2 PCLKB cycles before setting the OSTDIE bit to 1. By reading the I/O register whose access cycle number is defined by PCLKB, it is possible to secure waiting time of 2 or more cycles of PCLKB.

OSTDE bit (Oscillation Stop Detection Function Enable)

The OSTDE bit enables the oscillation stop detection function.

When the OSTDE bit is 1 (enabled), the MOCO stop bit (MOCOCR.MCSTP) is set to 0 and the MOCO operation starts. The MOCO clock cannot be stopped while the oscillation stop detection function is enabled. Writing 1 to the MOCOCR.MCSTP bit (MOCO stopped) is invalid.

When the Oscillation Stop Detection flag in the Oscillation Stop Detection Status Register (OSTDSR.OSTDF) is 1 (main clock oscillation stop detected), writing 0 to the OSTDE bit is invalid.



The OSTDE bit must be set to 0 before transitioning to Software Standby mode. To transition to Software Standby mode, first set the OSTDE bit to 0, then execute the WFI instruction.

The following restrictions apply when using the oscillation stop detection function: In low-speed mode, selecting division by 1, 2 for ICLK, PCLKB, and PCLKD is prohibited

8.2.12 OSTDSR : Oscillation Stop Detection Status Register



Bit	Symbol	Function	R/W
0	OSTDF	Oscillation Stop Detection Flag	R/W ^{*1}
		0: Main clock oscillation stop not detected 1: Main clock oscillation stop detected	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

Note 1. This bit can only be set to 0. This bit is cleared to 0 by writing 0 after reading it as 1.

The OSTDSR register indicates the stop detection status of the main clock oscillator.

OSTDF flag (Oscillation Stop Detection Flag)

The OSTDF flag indicates the main clock oscillator status. When this flag is 1, it indicates that the main clock oscillation stop was detected. After this stop is detected, the OSTDF flag is not set to 0 even when the main clock oscillation is restarted. The OSTDF bit is cleared to 0 by writing 0 after reading it as 1.

At least 3 ICLK cycles of wait time are required between writing 0 to OSTDF and reading it as 0. If the OSTDF flag is set to 0 when the main clock oscillation is stopped, the OSTDF flag becomes 0 then returns to 1.

The OSTDF flag cannot be set to 0 under the following conditions:

• SCKSCR.CKSEL[2:0] = 011b (system clock source = MOSC).

The OSTDF flag must be set to 0 after switching the clock source to sources other than the main clock oscillator.

[Setting condition]

• The main clock oscillator is stopped when OSTDCR.OSTDE = 1 (oscillation stop detection function enabled).

[Clearing condition]

• 1 is read and then 0 is written when the SCKSCR.CKSEL[2:0] bits are neither 011b (system clock is MOSC) nor 101b.

8.2.13 MOSCWTCR : Main Clock Oscillator Wait Control Register

```
Base address: SYSC = 0x4001_E000
Offset address: 0x0A2
```





Bit	Symbol	Function	R/W
3:0	MSTS[3:0]	Main Clock Oscillator Wait Time Setting	R/W
		0x0: Wait time = 2 cycles (0.25 μs)	
		0x1: Wait time = 1024 cycles (128 µs)	
		0x2: Wait time = 2048 cycles (256 μs)	
		0x3: Wait time = 4096 cycles (512 μs)	
		0x4: Wait time = 8192 cycles (1024 µs)	
		0x5: Wait time = 16384 cycles (2048 µs)	
		0x6: Wait time = 32768 cycles (4096 μs)	
		0x7: Wait time = 65536 cycles (8192 μs)	
		0x8: Wait time = 131072 cycles (16384 μs)	
		0x9: Wait time = 262144 cycles (32768 μs)	
		Others: Setting prohibited	
7:4	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

MSTS[3:0] bits (Main Clock Oscillator Wait Time Setting)

The MSTS[3:0] bits specify the oscillation stabilization wait time for the main clock oscillator.

Set the main clock oscillation stabilization time to a period longer than or equal to the stabilization time recommended by the oscillator manufacturer. When the main clock is input externally, set these bits to 0x0 because the oscillation stabilization time is not required.

The wait time set in these bits is counted using: 1 cycle (μ s) = 1/(f_{MOCO}_typ [MHz]) = 1/8 = 0.125 (μ s) (typ.) (f_{MOCO}_typ: typical frequency for MOCO) The MOCO clock automatically oscillates when necessary, regardless of the value of the MOCO.MCSTP bit. After the specified wait time elapses, supply of the main clock starts internally in the MCU, and the OSCSF.MOSCSF flag is set to 1. If the specified wait time is short, supply of the main clock starts before oscillation of the clock becomes stable.

Only rewrite the MOSCWTCR register when the MOSCCR.MOSTP bit is 1 and the OSCSF.MOSCSF flag is 0. Do not rewrite this register under any other conditions.

8.2.14 MOMCR : Main Clock Oscillator Mode Oscillation Control Register

Base address:	SYSC =	= 0x4001	_E000					
Offset address:	0x413							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	MOSE L	_	_	MODR V1	—	_	_
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
2:0	—	These bits are read as 0. The write value should be 0.	R/W
3	MODRV1	Main Clock Oscillator Drive Capability 1 Switching 0: 10 MHz to 20 MHz 1: 1 MHz to 10 MHz	R/W
5:4	—	These bits are read as 0. The write value should be 0.	R/W
6	MOSEL	Main Clock Oscillator Switching 0: Resonator 1: External clock input	R/W
7	—	These bits are read as 0. The write value should be 0.	R/W

Note: The EXTAL/XTAL pins are also used as ports. In the initial state, the pin is set as a port. Note: The MOSCCR.MOSTP bit must be 1 (MOSC is stopped) before changing this register.

MODRV1 bit (Main Clock Oscillator Drive Capability 1 Switching)

The MODRV1 bit switches the drive capability of the main clock oscillator.



MOSEL bit (Main Clock Oscillator Switching)

The MOSEL bit switches the source for the main clock oscillator.

8.2.15 SOMCR : Sub-Clock Oscillator Mode Control Register



Bit	Symbol	Function	R/W
1:0	SODRV[1:0]	Sub-Clock Oscillator Drive Capability Switching	R/W
		0 0: Normal Mode	
		0 1: Low Power Mode 1	
		1 0: Low Power Mode 2	
		1 1: Low Power Mode 3	
7:2	_	These bits are read as 0. The write value should be 0.	R/W

The SOMCR register must be modified when SOSCCR.SOSTP is 1 (SOSC is stopped).

SODRV[1:0] bits (Sub-Clock Oscillator Drive Capability Switching)

The SODRV[1:0] bits switch the drive capability of the sub-clock oscillator. The relationship between the drive capability and the setting value is as follows:

Normal Mode > Low Power Mode 1 > Low Power Mode 2 > Low Power Mode 3

8.2.16 SOMRG : Sub-Clock Oscillator Margin Check Register



Bit	Symbol	Function	R/W
1:0	SOSCMRG[1:0]	Sub Clock Oscillator Margin check Switching	R/W
		0 0: Normal Current 0 1: Lower Margin check 1 0: Upper Margin check 1 1: Setting prohibited	
7:2	—	These bits are read as 0. The write value should be 0.	R/W

SOSCMRG[1:0] bits (Sub Clock Oscillator Margin check Switching)

The SOSCMRG[1:0] bits control amp current in the SOSC for oscillation margin check.



8.2.17 CKOCR : Clock Out Control Register

Base address:	SYSC = 0x4001_E000
Offset address:	0x03E

Bit position:	7	6	5	4	3	2	1	0
Bit field:	CKOE N	CKODIV[2:0]			_	CKOSEL[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
2:0	CKOSEL[2:0]	Clock Out Source Select 0 0 0: HOCO (value after reset) 0 0 1: MOCO 0 1 0: LOCO 0 1 1: MOSC 1 0 0: SOSC 1 0 1: Setting prohibited Others: Setting prohibited	R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
6:4	CKODIV[2:0]	Clock Output Frequency Division Ratio 0 0 0: × 1/1 0 0 1: × 1/2 0 1 0: × 1/4 0 1 1: × 1/8 1 0 0: × 1/16 1 0 1: × 1/32 1 1 0: × 1/64 1 1 1: × 1/128	R/W
7	CKOEN	Clock Out Enable 0: Disable clock out 1: Enable clock out	R/W

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

CKOSEL[2:0] bits (Clock Out Source Select)

The CKOSEL[2:0] bits select the source of the clock to be output from the CLKOUT pin. When changing the clock source, set the CKOEN bit to 0.

CKODIV[2:0] bits (Clock Output Frequency Division Ratio)

The CKODIV[2:0] bits specify the clock division ratio. Set the CKOEN bit to 0 when changing the division ratio. The division ratio of the output clock frequency must be set to a value no higher than the characteristics of the CLKOUT pin output frequency. For details on the characteristics of the CLKOUT pin, see section 41, Electrical Characteristics.

CKOEN bit (Clock Out Enable)

The CKOEN bit enables output from the CLKOUT pin.

When this bit is set to 1, the selected clock is output. When this bit is set to 0, low is output. When changing this bit, confirm that the clock out source clock selected in the CKOSEL[2:0] bits is stable. Otherwise, a glitch might be generated in the output.

Clear this bit before entering Software Standby mode if the selecting clock out source clock is stopped in that mode.



8.2.18 LOCOUTCR : LOCO User Trimming Control Register

Base address:	SYSC = 0x4001_E000									
Offset address:	0x492									
Bit position:	7	6	5	4	3	2	1			
Bit field:	LOCOUTRM[7:0]									
Value after reset:	0	0	0	0	0	0	0			

Bit	Symbol	Function	R/W
7:0	LOCOUTRM[7:0]	LOCO User Trimming 0x80: -128 0x81: -127 : 0xFF: -1 0x00: Center Code 0x01: +1	R/W
		: 0x7E: +126 0x7F: +127	

0

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The LOCOUTCR register is added to the original LOCO trimming data.

MCU operation is not guaranteed when LOCOUTCR is set to a value that causes the LOCO frequency to be outside of the specification range. When LOCOUTCR is modified, the frequency stabilization time corresponds to the frequency stabilization time at the start of MCU operation. When the ratio of the LOCO frequency and the other oscillation frequency is an integer value, changing the LOCOUTCR value is prohibited.

8.2.19 MOCOUTCR : MOCO User Trimming Control Register

Base address: SYSC = 0x4001_E000



Bit position:	7	6	5	4	3	2	1	0	
Bit field:	MOCOUTRM[7:0]								
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
7:0	MOCOUTRM[7:0]	MOCO User Trimming 0x80: -128 0x81: -127 : 0xFF: -1 0x00: Center Code	R/W
		0x01. +1 : 0x7E: +126 0x7F: +127	

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The MOCOUTCR register is added to the original MOCO trimming data.

MCU operation is not guaranteed when MOCOUTCR is set to a value that causes the MOCO frequency to be outside of the specification range. When MOCOUTCR is modified, the frequency stabilization wait time corresponds to the frequency stabilization wait time at the start of the MCU operation. When the ratio of the MOCO frequency and the other oscillation frequency is an integer value, changing the MOCOUTCR value is prohibited.



8.2.20 HOCOUTCR : HOCO User Trimming Control Register

Base address:	SYSC =	SYSC = 0x4001_E000						
Offset address:	0x062							
Bit position:	7	6	5	4	3	2	1	
Bit field:	HOCOUTRM[7:0]							
Value after reset:	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
7:0	HOCOUTRM[7:0]	HOCO User Trimming 0x80: -128 0x81: -127 : 0xFF: -1 0x00: Center Code 0x01: +1 : 0x7E: +126 0x7F: +127	R/W

0

0

Note: Set the PRCR.PRC0 bit to 1 (write enabled) before rewriting this register.

The HOCOUTCR register is added to the original HOCO trimming data.

MCU operation is not guaranteed when HOCOUTCR is set to a value that causes the HOCO frequency to be outside of the specification range. When HOCOUTCR is modified, the frequency stabilization wait time corresponds to the frequency stabilization wait time at the start of the MCU operation.

8.3 Main Clock Oscillator

To supply the clock signal to the main clock oscillator, use one of the following ways:

- Connect an oscillator
- Connect the input of an external clock signal.

8.3.1 Connecting a Crystal Resonator

Figure 8.5 shows an example of connecting a crystal resonator. A damping resistor (Rd) can be added, if required.

Because the resistor values vary according to the resonator and the oscillation drive capability, use values recommended by the resonator manufacturer. If the manufacturer recommends using an external feedback resistor (Rf), insert an Rf between EXTAL and XTAL by following the instructions.

When connecting a resonator to supply the clock, the frequency of the resonator must be in the frequency range of the resonator for the main clock oscillator as described in Table 8.1.





Figure 8.6 shows an equivalent circuit of the crystal resonator.



Figure 8.6 Equivalent circuit of the crystal resonator

8.3.2 External Clock Input

Figure 8.7 shows an example of connecting an external clock input. To operate the oscillator with an external clock signal, set the MOMCR.MOSEL bit to 1. The XTAL pin becomes high impedance.



Figure 8.7 Equivalent circuit for external clock

8.3.3 Notes on External Clock Input

The frequency of the external clock input can only be changed when the main clock oscillator is stopped. Do not change the frequency of the external clock input when the setting of the Main Clock Oscillator Stop bit (MOSCCR.MOSTP) is 0.

8.4 Sub-Clock Oscillator

The only way of supplying a clock signal to the sub-clock oscillator is by connecting a crystal oscillator.

8.4.1 Connecting a 32.768-kHz Crystal Resonator

To supply a clock to the sub-clock oscillator, connect a 32.768-kHz crystal resonator as shown in Figure 8.8. A damping resistor (Rd) can be added, if necessary. Because the resistor values vary according to the resonator and the oscillation drive capability, use values recommended by the resonator manufacturer. If the resonator manufacturer recommends the use of an external feedback resistor (Rf), insert an Rf between XCIN and XCOUT by following the instructions. When connecting a resonator to supply the clock, the frequency of the resonator must be in the frequency range of the resonator for the sub-clock oscillator as described in Table 8.1.





Figure 8.8 Connection example of 32.768-kHz crystal resonator

Figure 8.9 shows an equivalent circuit for the 32.768-kHz crystal resonator.



Figure 8.9 Equivalent circuit for the 32.768-kHz crystal resonator

8.4.2 Pin Handling When the Sub-Clock Oscillator Is Not Used

When the sub-clock oscillator is not in use, connect the XCIN pin to VSS through a resistor (to pull VSS down) and leave the XCOUT pin open as shown in Figure 8.10. In addition, if an oscillator is not connected, set the Sub-Clock Oscillator Stop bit (SOSCCR.SOSTP) to 1 to stop the oscillator.



Figure 8.10Pin handling when the sub-clock oscillator is not used

8.5 Oscillation Stop Detection Function

8.5.1 Oscillation Stop Detection and Operation after Detection

The oscillation stop detection function detects the main clock oscillator stop. When oscillation stop is detected, the system clock switches as follows:

• If an oscillation stop is detected with SCKSCR.CKSEL[2:0] = 011b (system clock source = MOSC), the system clock source switches to the MOCO clock.



An oscillation stop detection interrupt request can be generated when an oscillation stop is detected. In addition, the General PWM Timer (GPT) output can be forced to a high-impedance state on detection.

The main clock oscillation stop is detected when the input clock remains at 0 or 1 for a certain period, for example, when a malfunction occurs in the main clock oscillator. See section 41, Electrical Characteristics.

Switching between the main clock oscillator and the MOCO clock is controlled by the Oscillation Stop Detection Flag (OSTDSR.OSTDF).

OSTDF controls the switched clock as follows:

- When SCKSCR.CKSEL[2:0] = 011b (system clock source = MOSC):
 - When OSTDF changes from 0 to 1, the clock source switches to the MOCO clock.
 - When OSTDF changes from 1 to 0, the clock source switches back to MOSC.
 - Note: When SCKSCR.CKSEL[2:0] ≠ 011b, can not set 0 to OSTDF.

To switch the clock source to the main clock again after the oscillation stop detection, set the CKSEL[2:0] bits to a clock source other than the main clock and clear the OSTDF flag to 0. Also, check that the OSTDF flag is not 1, then set the CKSEL[2:0] bits to the main clock after the specified oscillation stabilization time elapses.

After a reset release, the main clock oscillator is stopped and the oscillation stop detection function is disabled. To enable the oscillation stop detection function, activate the main clock oscillator and write 1 to the oscillation stop detection function enable bit (OSTDCR.OSTDE) after a specified oscillation stabilization time elapses.

The oscillation stop detection function detects when the main clock is stopped by an external cause. Therefore, the oscillation stop detection function must be disabled before the main clock oscillator is stopped by software or a transition is made to Software Standby mode.

The oscillation stop detection function switches all clocks that can be selected as the MOSC clock except CLKOUT to the MOCO (when system clock is MOSC).

The system clock (ICLK) frequency during the MOCO(when system clock is MOSC) operation is specified by the MOCO oscillation frequency and the division ratio set by the system clock select bits (SCKDIVCR.ICK[2:0])





Figure 8.11 Flow of recovery on detection of oscillator stop

8.5.2 Oscillation Stop Detection Interrupts

An oscillation stop detection interrupt (MOSC_STOP) is generated when the Oscillation Stop Detection Flag (OSTDSR.OSTDF) is 1 and the Oscillation Stop Detection Interrupt Enable bit in the Oscillation Stop Detection Control Register (OSTDCR.OSTDIE) is 1 (enabled). The Port Output Enable for GPT (POEG) is notified of the main clock oscillator stop. On receiving the notification, the POEG sets the Oscillation Stop Detection Flag in the POEG Group n Setting Register (POEGGn.OSTPF) to 1 (n = A, B).

After the oscillation stop is detected, wait at least 10 PCLKB clock cycles before writing to the POEGGn.OSTPF flag. When the OSTDSR.OSTDF flag requires clearing, do so after clearing the Oscillation Stop Detection Interrupt Enable bit in the Oscillation Stop Detection Control Register (OSTDCR.OSTDIE). Wait at least 2 PCLKB clock cycles before setting the OSTDCR.OSTDIE bit to 1 again. A longer PCLKB wait time might be required, depending on the number of cycles required to read a given I/O register.



The oscillation stop detection interrupt is a non-maskable interrupt. Because non-maskable interrupts are disabled in the initial state after a reset release, enable non-maskable interrupts through software before using oscillation stop detection interrupts. For details, see section 12, Interrupt Controller Unit (ICU).

8.6 Internal Clock

Clock sources for the internal clock signals include:

- Main clock
- Sub-clock
- HOCO clock
- MOCO clock
- LOCO clock
- IWDT-dedicated clock

The following internal clocks are produced from these sources.

- Operating clock of the CPU, DTC, Flash, Flash-IF, and SRAM system clock (ICLK)
- Operating clocks of peripheral modules PCLKB and PCLKD
- Operating clock for the CAN CANMCLK
- Operating clocks for the CAC CACCLK
- Operating clock for the RTC sub clock RTCSCLK
- Operating clock for the RTC sub 128 Hz clock RTCS128CLK
- Operating clock for the RTC LOCO clock RTCLCLK
- Operating clock for the IWDT IWDTCLK
- Operating clock for the AGT LOCO clock AGTLCLK
- Operating clock for the AGT sub clock AGTSCLK
- Operating clock for the SysTick timer SYSTICCLK
- Clock for external pin output CLKOUT.

For details of the registers used to set the frequencies of the internal clocks, see section 8.6.1. System Clock (ICLK) to section 8.6.9. External Pin Output Clock (CLKOUT).

If the value of any of these bits is changed, subsequent operation is at the frequency determined by the new value.

8.6.1 System Clock (ICLK)

The system clock, ICLK, is the operating clock for the CPU, DTC, Flash, Flash-IF, and SRAM.

The ICLK frequency is specified by the HOCOFRQ1[2:0] bits in OFS1, the ICK[2:0] bits in SCKDIVCR, and the CKSEL[2:0] bits in SCKSCR.

When the ICLK clock source is switched, the duration of the ICLK clock cycle becomes longer during the clock source transition period. See Figure 8.12 and Figure 8.13.









Figure 8.13 Timing of clock source switching

8.6.2 Peripheral Module Clock (PCLKB, PCLKD)

The peripheral module clocks, PCLKB and PCLKD, are the operating clocks for the peripheral modules.

The frequency of the given clock is specified in the following bits:

- HOCOFRQ1[2:0] in OFS1.
- PCKB[2:0] and PCKD[2:0] in SCKDIVCR
- CKSEL[2:0] in SCKSCR

When the clock source of the peripheral module clock is switched, the duration of the peripheral module clock cycle becomes longer during the clock source transition period. See Figure 8.12 and Figure 8.13.

8.6.3 CAN Clock (CANMCLK)

The CAN clock, CANMCLK, is the operating clock for the CAN module. CANMCLK is generated by the main clock oscillator.



8.6.4 CAC Clock (CACCLK)

The CAC clock, CACCLK, is the operating clock for the CAC. CACCLK is generated by the following oscillators:

- Main clock oscillator
- Sub-clock oscillator
- High-speed clock oscillator (HOCO)
- Middle-speed clock oscillator (MOCO)
- Low-speed on-chip oscillator (LOCO)
- IWDT-dedicated on-chip oscillator. (IWDTLOCO)

8.6.5 RTC-Dedicated Clock (RTCSCLK, RTCS128CLK, RTCLCLK)

The RTC-dedicated clocks, RTCSCLK, RTCS128CLK and RTCLCLK, are the operating clocks for the RTC. RTCSCLK and RTCS128CLK are generated by the sub-clock oscillator, and RTCLCLK is generated by the LOCO clock.

8.6.6 IWDT-Dedicated Clock (IWDTCLK)

The IWDT-dedicated clock (IWDTCLK) is the operating clock for the IWDT. IWDTCLK is internally generated by the IWDT-dedicated on-chip oscillator.

8.6.7 AGT-Dedicated Clock (AGTSCLK, AGTLCLK)

The AGT-dedicated clocks (AGTSCLK and AGTLCLK) are the operating clocks for the AGT. AGTSCLK is generated by the sub-clock oscillator, and AGTLCLK is generated by the LOCO clock.

8.6.8 SysTick Timer-Dedicated Clock (SYSTICCLK)

The SysTick timer-dedicated clock, SYSTICCLK, is the operating clock for the SysTick timer. SYSTICCLK is generated by the LOCO clock.

8.6.9 External Pin Output Clock (CLKOUT)

The CLKOUT is output externally from the CLKOUT pin for the clock or buzzer output. The CLKOUT is output to the CLKOUT pin when the CKOCR.CKOEN bit is set to 1. Only change the value in the CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR when the CKOCR.CKOEN bit is 0.

The CLKOUT clock frequency is specified in the following bits:

- CKODIV[2:0] bits or CKOSEL[2:0] bits in CKOCR
- HOCOFRQ1[2:0] bits in OFS1

8.7 Usage Notes

8.7.1 Notes on Clock Generation Circuit

The frequency of the following clocks supplied to each module changes according to the setting of the SCKDIVCR register:

- System clock (ICLK)
- Peripheral module clocks (PCLKB and PCLKD)

Each frequency must meet the following conditions:

- Each frequency must be selected within the operation-guaranteed range of the operating frequency (f) specified in the AC characteristics. See section 41, Electrical Characteristics.
- The system clock, peripheral module clock must be set according to Table 8.2.

To ensure correct processing after the clock frequency changes, first write to the relevant Clock Control register to change the frequency, then read the value from the register, and finally perform the subsequent processing.



8.7.2 Notes on Resonator

Because various resonator characteristics relate closely to your board design, adequate evaluation is required before use. See the resonator connection example in Figure 8.8. The circuit constants for the resonator depend on the resonator to be used and the stray capacitance of the mounting circuit. Therefore, consult the resonator manufacturer when determining the circuit constants. The voltage to be applied between the resonator pins must be within the absolute maximum rating.

8.7.3 Notes on Board Design

When using a crystal resonator, place the resonator and its load capacitors as close to the XTAL and EXTAL pins as possible. Other signal lines should be routed away from the oscillation circuit as shown in Figure 8.14 to prevent electromagnetic induction from interfering with correct oscillation. Figure 8.14 shows the case which the main clock oscillator is used. In case of sub-clock oscillator, it is also same as Figure 8.14.



8.7.4 Notes on Resonator Connect Pin

When the main clock is not used, the EXTAL and XTAL pins can be used as general ports. When these pins are used as general ports, the main clock must be stopped (MOSCCR.MOSTP bit should be set to 1).



9. Clock Frequency Accuracy Measurement Circuit (CAC)

9.1 Overview

The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.

Table 9.1 lists the CAC specifications, Figure 9.1 shows the CAC block diagram, and Table 9.2 lists the CAC I/O pin.

Parameter	Specifications
Measurement target clocks	Frequency can be measured for: • Main clock oscillator • Sub-clock oscillator • HOCO clock • MOCO • LOCO clock • Peripheral module clock B (PCLKB) • IWDT-dedicated clock
Measurement reference clocks	Frequency can be referenced to: • External clock input to the CACREF pin • Main clock oscillator • Sub-clock oscillator • HOCO clock • MOCO • LOCO clock • Peripheral module clock B (PCLKB) • IWDT-dedicated clock
Selectable function	Digital filter
Interrupt sources	 Measurement end Frequency error Overflow
Module-stop function	Module-stop state can be set to reduce power consumption

Table 9.1 CAC specifications





Figure 9.1 CAC block diagram

Table 9.2 CAC I/O pin

Function	Pin name	I/O	Description
CAC	CACREF	Input	Measurement reference clock input pin

9.2 Register Descriptions

Base address: CAC = 0x4004_4600

9.2.1 CACR0 : CAC Control Register 0

```
Offset address: 0x00
     Bit position:
                                                                                0
                    7
                            6
                                     5
                                             4
                                                      3
                                                               2
                                                                        1
        Bit field:
                                                                              CFME
Value after reset:
                    0
                            0
                                     0
                                             0
                                                      0
                                                               0
                                                                        0
                                                                                0
```

Bit	Symbol	Function	R/W
0	CFME	Clock Frequency Measurement Enable	R/W
		0: Disable	
		1: Enable	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

CFME bit (Clock Frequency Measurement Enable)

The CFME bit enables clock frequency measurement. Changes made to this bit are not immediately reflected to the internal circuit. Read the bit to confirm that the change has been reflected.



9.2.2 CACR1 : CAC Control Register 1

Base address: CAC = 0x4004_4600

```
Offset address: 0x01
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	EDGES[1:0]		TCSS[1:0]		FMCS[2:0]			CACR EFE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	CACREFE	CACREF Pin Input Enable 0: Disable 1: Enable	R/W
3:1	FMCS[2:0]	Measurement Target Clock Select0 0 0:Main clock oscillator0 0 1:Sub-clock oscillator0 1 0:HOCO clock0 1 1:MOCO1 0 0:LOCO clock1 0 1:Peripheral module clock B (PCLKB)1 1 0:IWDT-dedicated clock1 1 1:Setting prohibited	R/W
5:4	TCSS[1:0]	Timer Count Clock Source Select 0 0: No division 0 1: × 1/4 clock 1 0: × 1/8 clock 1 1: × 1/32 clock	R/W
7:6	EDGES[1:0]	Valid Edge Select 0 0: Rising edge 0 1: Falling edge 1 0: Both rising and falling edges 1 1: Setting prohibited	R/W

Note: Set the CACR1 register when the CACR0.CFME bit is 0.

CACREFE bit (CACREF Pin Input Enable)

The CACREFE bit enables the CACREF pin input.

FMCS[2:0] bits (Measurement Target Clock Select)

The FMCS[2:0] bits select the measurement target clock whose frequency is to be measured.

TCSS[1:0] bits (Timer Count Clock Source Select)

The TCSS[1:0] bits select the division ratio of the measurement target clock.

EDGES[1:0] bits (Valid Edge Select)

The EDGES[1:0] bits select the valid edge for the reference signal.

9.2.3 CACR2 : CAC Control Register 2





Bit	Symbol	Function	R/W
0	RPS	Reference Signal Select 0: CACREF pin input 1: Internal clock (internally generated signal)	R/W
3:1	RSCS[2:0]	Measurement Reference Clock Select 0 0 0: Main clock oscillator 0 0 1: Sub-clock oscillator 0 1 0: HOCO clock 0 1 1: MOCO 1 0 0: LOCO clock 1 0 1: Peripheral module clock B (PCLKB) 1 1 0: IWDT-dedicated clock 1 1 1: Setting prohibited	R/W
5:4	RCDS[1:0]	Measurement Reference Clock Frequency Division Ratio Select 0 0: × 1/32 clock 0 1: × 1/128 clock 1 0: × 1/1024 clock 1 1: × 1/8192 clock	R/W
7:6	DFS[1:0]	 Digital Filter Select 0 0: Disable digital filtering 0 1: Use sampling clock for the digital filter as the frequency measuring clock 1 0: Use sampling clock for the digital filter as the frequency measuring clock divided by 4 1 1: Use sampling clock for the digital filter as the frequency measuring clock divided by 16. 	R/W

Note: Set the CACR2 register when the CACR0.CFME bit is 0.

RPS bit (Reference Signal Select)

The RPS bit selects whether to use the CACREF pin input or an internal clock (internally generated signal) as the reference signal.

RSCS[2:0] bits (Measurement Reference Clock Select)

The RSCS[2:0] bits select the reference clock for measurement.

RCDS[1:0] bits (Measurement Reference Clock Frequency Division Ratio Select)

The RCDS[1:0] bits select the frequency-divisor of the reference clock for measurement when an internal reference clock is selected. When RPS = 0 (CACREF pin is used as the reference clock source), the reference clock is not divided.

DFS[1:0] bits (Digital Filter Select)

The DFS[1:0] bits enable or disable the digital filter and selects its sampling clock.

9.2.4 CAICR : CAC Interrupt Control Register



Bit	Symbol	Function	R/W
0	FERRIE	Frequency Error Interrupt Request Enable	R/W
		0: Disable	
		1: Enable	
1	MENDIE	Measurement End Interrupt Request Enable	R/W
		0: Disable	
		1: Enable	



Bit	Symbol	Function	R/W	
2	OVFIE	Overflow Interrupt Request Enable 0: Disable 1: Enable	R/W	
3	—	This bit is read as 0. The write value should be 0.	R/W	
4	FERRFCL	FERRF Clear 0: No effect 1: The CASTR.FERRF flag is cleared	W	
5	MENDFCL	MENDF Clear 0: No effect 1: The CASTR.MENDF flag is cleared	W	
6	OVFFCL	OVFF Clear 0: No effect 1: The CASTR.OVFF flag is cleared.	W	
7	-	This bit is read as 0. The write value should be 0.	R/W	

FERRIE bit (Frequency Error Interrupt Request Enable)

The FERRIE bit enables or disables the frequency error interrupt request.

MENDIE bit (Measurement End Interrupt Request Enable)

The MENDIE bit enables or disables the measurement end interrupt request.

OVFIE bit (Overflow Interrupt Request Enable)

The OVFIE bit enables or disables the overflow interrupt request.

FERRFCL bit (FERRF Clear)

Setting the FERRFCL bit to 1 clears the CASTR.FERRF flag.

MENDFCL bit (MENDF Clear)

Setting the MENDFCL bit to 1 clears the CASTR.MENDF flag.

OVFFCL bit (OVFF Clear)

Setting the OVFFCL bit to 1 clears the CASTR.OVFF flag.

9.2.5 CASTR : CAC Status Register

Base address: CAC = 0x4004_4600 Offset address: 0x04

Bit position:	7	6	5	4	3	2	1	0
Bit field:	—	_	—	_	—	OVFF	MEND F	FERR F
Value after reset:	0	0	0	0	0	0	0	0

Bit Symbol Function R/W R 0 FERRF Frequency Error Flag 0: Clock frequency is within the allowable range 1: Clock frequency has deviated beyond the allowable range (frequency error). 1 MENDF R Measurement End Flag 0: Measurement is in progress 1: Measurement ended 2 OVFF **Overflow Flag** R 0: Counter has not overflowed 1: Counter overflowed 7:3 R These bits are read as 0.



FERRF flag (Frequency Error Flag)

The FERRF flag indicates a deviation of the clock frequency from the set value (frequency error).

[Setting condition]

• The clock frequency is outside the allowable range defined in the CAULVR and CALLVR registers.

[Clearing condition]

• 1 is written to the FERRFCL bit.

MENDF flag (Measurement End Flag)

The MENDF flag indicates the end of measurement.

[Setting condition]

• Measurement ends.

[Clearing condition]

• 1 is written to the MENDFCL bit.

OVFF flag (Overflow Flag)

The OVFF flag indicates that the counter overflowed.

[Setting condition]

• The counter overflows.

[Clearing condition]

• 1 is written to the CAICR.OVFFCL bit.

9.2.6 CAULVR : CAC Upper-Limit Value Setting Register

Base address: CAC = 0x4004_4600 Offset address: 0x06

Bit position:	15															0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	n/a	The Upper Value of the Allowable Range The CAULVR register is a 16-bit read/write register that specifies the upper value of the allowable range. When the counter value exceeds the value specified in this register, a frequency error is detected. Write to this register when the CACR0.CFME bit is 0. The counter value stored in CACNTBR can vary depending on the difference between the phases of the digital filter and edge-detection circuit, and the signal on the CACREF pin. Ensure that this setting allows an adequate margin.	R/W

9.2.7 CALLVR : CAC Lower-Limit Value Setting Register




Bit	Symbol	Function	R/W
15:0	n/a	The Lower Value of the Allowable Range The CALLVR register is a 16-bit read/write register that specifies the lower value of the allowable range. When the counter value falls below the value specified in this register, a frequency error is detected. Write to this register when the CACR0.CFME bit is 0. The counter value stored in CACNTBR can vary depending on the difference between the phases of the digital filter and edge-detection circuit, and the signal on the CACREF pin. Ensure that this setting allows an adequate margin.	R/W

9.2.8 CACNTBR : CAC Counter Buffer Register

Base address:	CAC = (0x4004_4	600													
Offset address:	0x0A															
Bit position:	15															0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	n/a	The Measurement Result The CACNTBR register is a 16-bit read-only register that stores the measurement result.	R

9.3 Operation

9.3.1 Measuring Clock Frequency

The CAC measures the clock frequency using the CACREF pin input or an internal clock as a reference. Figure 9.2 shows an operating example of the CAC.





The events in Figure 9.2 are:

- 1. When the CACREF pin input is used as reference (CACR1.CACREFE = 1), frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is set to 0 and the CACR1.CACREFE bit is set to 1. When the internal clock is used as reference (CACR1.CACREFE = 0), frequency measurement is enabled by writing 1 to the CACR0.CFME bit while the CACR2.RPS bit is set to 1.
- 2. When the CACREF pin input is used as reference, after 1 is written to the CFME bit, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits (rising edge (CACR1.EDGES[1:0] = 00b) in Figure 9.2) is input from the CACREF pin. When the internal clock is used as reference, after 1 is written to the CFME bit, the timer starts up-counting if the valid edge selected by the CACR1.EDGES[1:0] bits (rising edge (CACR1.EDGES[1:0] = 00b) in Figure 9.2) is input from the cacre 9.2) is input based on the clock source selected by the CACR2.RSCS[2:0] bits.
- 3. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If both CACNTBR ≤ CAULVR and CACNTBR ≥ CALLVR are true, only the MENDF flag in CASTR is set to 1, because the clock frequency is correct. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 4. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If CACNTBR > CAULVR, the FERRF flag in CASTR is set to 1, because the clock frequency is erroneous. If the FERRIE bit in CAICR is 1, a frequency error interrupt is generated. The MENDF flag in CASTR is set to 1 at the end of measurement. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 5. When the next valid edge is input, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR. If CACNTBR < CALLVR, the FERRF flag in CASTR is set to 1, because the clock frequency is erroneous. If the FERRIE bit in CAICR is 1, a frequency error interrupt is generated. The MENDF flag in CASTR is set to 1 at the end of measurement. If the MENDIE bit in CAICR is 1, a measurement end interrupt is generated.
- 6. When the CFME bit in CACR0 is 1, the counter value is transferred to CACNTBR and compared with the values in CAULVR and CALLVR every time a valid edge is input. Writing 0 to the CFME bit in CACR0 clears the counter and stops up-counting.

9.3.2 Digital Filtering of Signals on CACREF Pin

The CACREF pin has a digital filter, and levels on the CACREF pin are transmitted to the internal circuitry after three consecutive matches in the selected sampling interval. The same level continues to be transmitted internally until the level on the pin has three consecutive matches again. Enabling or disabling of the digital filter and its sampling clock are selectable.

The counter value transferred to CACNTBR might be in error by up to 1 cycle of the sampling clock because of the difference between the phases of the digital filter and the signal input to the CACREF pin. When a frequency dividing clock is selected as a count source clock, the counter value error is obtained using the following formula:

Counter value error = (1 cycle of the count source clock)/ (1 cycle of the sampling clock)

9.4 Interrupt Requests

The CAC generates three types of interrupt requests:

- Frequency error interrupt
- Measurement end interrupt
- Overflow interrupt

When an interrupt source is generated, the associated status flag is set to 1. Table 9.3 provides information on the CAC interrupt requests.

Interrupt request	Interrupt enable bit	Status flag	Interrupt sources
Frequency error interrupt	CAICR.FERRIE	CASTR.FERRF	The result of comparing CACNTBR with CAULVR and CALLVR is either CACNTBR > CAULVR or CACNTBR < CALLVR

Table 9.3 CAC interrupt requests (1 of 2)



Interrupt request	Interrupt enable bit	Status flag	Interrupt sources
Measurement end interrupt	CAICR.MENDIE	CASTR.MENDF	 Valid edge is input from the CACREF pin or internal clock Measurement end interrupt does not occur at the first valid edge after writing 1 to the CACR0.CFME bit
Overflow interrupt	CAICR.OVFIE	CASTR.OVFF	Counter overflows

Table 9.3 CAC interrupt requests (2 of 2)

9.5 Usage Notes

9.5.1 Settings for the Module-Stop Function

The Module Stop Control Register C (MSTPCRC) can enable or disable CAC operation. The CAC module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.



10. Low Power Modes

10.1 Overview

The MCU provides several functions for reducing power consumption, such as setting clock dividers, stopping modules, selecting power control mode in normal mode, and transitioning to low power modes.

Table 10.1 lists the specifications of the low power mode functions. Table 10.2 lists the conditions to transition to low power modes, the states of the CPU and peripheral modules, and the method for canceling each mode. After a reset, the MCU enters the program execution state, but only the DTC and SRAM operate.

Item	Specification
Reducing power consumption by switching clock signals	The frequency division ratio can be selected independently for the system clock (ICLK), peripheral module clock (PCLKB and PCLKD) ^{*1}
Module stop	Functions can be stopped independently for each peripheral module
Low power modes	Sleep modeSoftware Standby modeSnooze mode
Power control modes	 Power consumption can be reduced in Normal, Sleep, and Snooze mode by selecting an appropriate operating power control mode according to the operating frequency and voltage. Four operating power control modes are available: High-speed mode Middle-speed mode Low-speed mode Subosc-speed mode

Note 1. For details, see section 8, Clock Generation Circuit

Table 10.2 Operating conditions of each low power mode (1 of 2)

Item	Sleep mode	Software Standby mode	Snooze mode ^{*1}
Transition condition	WFI instruction while SBYCR.SSBY = 0	WFI instruction while SBYCR.SSBY = 1	Snooze request in Software Standby mode. SNZCR.SNZE = 1
Canceling method	All interrupts. Any reset available in the mode.	Interrupts shown in Table 10.3. Any reset available in the mode.	Interrupts shown in Table 10.3. Any reset available in the mode.
State after cancellation by an interrupt	Program execution state (interrupt processing)	Program execution state (interrupt processing)	Program execution state (interrupt processing)
State after cancellation by a reset	Reset state	Reset state	Reset state
Main clock oscillator	Selectable	Stop	Selectable ^{*2}
Sub-clock oscillator	Selectable	Selectable	Selectable
High-speed on-chip oscillator	Selectable	Stop	Selectable
Middle-speed on-chip oscillator	Selectable	Stop	Selectable
Low-speed on-chip oscillator	Selectable	Selectable	Selectable
IWDT-dedicated on-chip oscillator	Selectable ^{*4}	Selectable ^{*4}	Selectable ^{*4}
Oscillation stop detection function	Selectable	Operation prohibited	Operation prohibited
Clock/buzzer output function	Selectable	Selectable ^{*3}	Selectable
CPU	Stop (Retained)	Stop (Retained)	Stop (Retained)
SRAM	Selectable	Stop (Retained)	Selectable
Flash memory	Operating	Stop (Retained)	Stop (Retained)
Data Transfer Controller (DTC)	Selectable	Stop (Retained)	Selectable
Watchdog Timer (WDT)	Selectable ^{*4}	Stop (Retained)	Stop (Retained)
Independent Watchdog Timer (IWDT)	Selectable ^{*4}	Selectable ^{*4}	Selectable ^{*4}



Item	Sleep mode	Software Standby mode	Snooze mode ^{*1}
Realtime clock (RTC)	Selectable	Selectable	Selectable
Low Power Asynchronous General Purpose Timer (AGTn, n = 0, 1)	Selectable	Selectable ^{*5}	Selectable ^{*5}
12-bit A/D Converter (ADC12)	Selectable	Stop (Retained)	Selectable ^{*10}
12-bit D/A Converter (DAC12)	Selectable	Stop (Retained)	Selectable
Capacitive Sensing Unit (CTSU2)	Selectable	Stop (Retained)	Selectable
Data Operation Circuit (DOC)	Selectable	Stop (Retained)	Selectable
Serial Communications Interface (SCI0)	Selectable	Stop (Retained)	Selectable ^{*8}
Serial Communications Interface (SCIn, n = 1 to 3, 9)	Selectable	Stop (Retained)	Operation prohibited
I ² C Bus Interface (IIC0)	Selectable	Selectable ^{*9}	Selectable ^{*9}
I ² C Bus Interface (IIC1)	Selectable	Stop (Retained)	Operation prohibited
Event Link Controller (ELC)	Selectable	Stop (Retained)	Selectable ^{*6}
Low-Power Analog Comparator (ACMPLP0)	Selectable	Selectable ^{*7}	Selectable ^{*7}
Low-Power Analog Comparator (ACMPLP1)	Selectable	Selectable ^{*7}	Selectable ^{*7}
NMI, IRQn (n = 0 to 7) pin interrupt	Selectable	Selectable	Selectable
Key Interrupt Function (KINT)	Selectable	Selectable	Selectable
Low Voltage Detection (LVD)	Selectable	Selectable	Selectable
Power-on reset circuit	Operating	Operating	Operating
Other peripheral modules	Selectable	Stop (Retained)	Operation prohibited
I/O ports	Operating	Retained	Operating

Table 10.2 Operating conditions of each low power mode (2 of 2)

Note: Selectable means that operating or not operating can be selected by the control registers. Stop (Retained) means that the contents of the internal registers are retained but the operations are suspended. Operation prohibited means that the function must be stopped before entering Software Standby mode.

Operation prohibited means that the function must be stopped before entering Softwa Otherwise, proper operation is not guaranteed in Snooze mode.

Note 1. All modules whose module-stop bits are 0 start as soon as PCLKs are supplied after entering Snooze mode.

To avoid an increasing power consumption in Snooze mode, set the module-stop bit of modules that are not required in Snooze mode. mode to 1 before entering Software Standby mode.

Note 2. When using SCI0 in Snooze mode, the MOSCCR.MOSTP bit must be 1.

Note 3. Stopped when the Clock Output Source Select bits (CKOCR.CKOSEL[2:0]) are set to a value other than 010b (LOCO) and 100b (SOSC).

Note 4. In IWDT-dedicated on-chip oscillator and IWDT, operating or stopping is selected by setting the IWDT Stop Control bit (IWDTSTPCTL) in Option Function Select register 0 (OFS0) in IWDT auto start mode. In WDT, operating or stopping is selected by setting the WDT Stop Control bit (WDTSTPCTL) in Option Function Select register 0 (OFS0) in WDT auto start mode or by setting the WDTCSTPR.SLCSTP in WDT register-start mode.

Note 5. AGT0 operation is possible when 100b (LOCO) or 110b (SOSC) is selected in the AGT0.AGTMR1.TCK[2:0] bits. AGT1 operation is possible when 100b (LOCO), 110b (SOSC), or 101 (underflow event signal from AGT0) is selected in the AGT1.AGTMR1.TCK[2:0] bits.

Note 6. Event lists the restrictions described in section 10.9.13. ELC Events in Snooze Mode.

Note 7. Only VCOUT function is permitted. The VCOUT pin operates when ACMPLP uses no digital filter.

For details on digital filter, see section 33, Low Power Analog Comparator (ACMPLP).

Note 8. Serial communication modes of SCI0 is only in asynchronous mode.

Note 9. Only wakeup interrupt is available.

Note 10. When using the 12-bit A/D Converter (ADC12) in Snooze mode, the ADCMPCR.CMPAE or ADCMPCR.CMPBE bit must be 1.

Table 10.3 Available interrupt sources to transition to Normal mode from Snooze mode and Software Standby mode (1 of 2)

Interrupt source Name		Software Standby mode	Snooze mode
NMI		Yes	Yes
Port	PORT_IRQn (n = 0 to 7)	Yes	Yes



Interrupt source	Name	Software Standby mode	Snooze mode
LVD	LVD_LVD1	Yes	Yes
	LVD_LVD2	Yes	Yes
IWDT	IWDT_NMIUNDF	Yes	Yes
RTC	RTC_ALM	Yes	Yes
	RTC_PRD	Yes	Yes
KINT	KEY_INTKR	Yes	Yes
AGT1	AGT1_AGTI	Yes	Yes ^{*3}
	AGT1_AGTCMAI	Yes	Yes
	AGT1_AGTCMBI	Yes	Yes
ACMPLP	ACMP_LP0	Yes	Yes
IICO	IIC0_WUI	Yes	Yes
ADC120	ADC120_WCMPM	No	Yes with SELSR0 ^{*1 *3}
	ADC120_WCMPUM	No	Yes with SELSR0 ^{*1 *3}
SCI0	SCI0_AM	No	Yes with SELSR0 ^{*1 *2}
	SCI0_RXI_OR_ERI	No	Yes with SELSR0 ^{*1 *2}
DTC	DTC_COMPLETE	No	Yes with SELSR0 ^{*1}
DOC	DOC_DOPCI	No	Yes with SELSR0 ^{*1}
CTSU	CTSU_CTSUFN	No	Yes with SELSR0 ^{*1}

Table 10.3Available interrupt sources to transition to Normal mode from Snooze mode and Software Standby
mode (2 of 2)

Note 1. To use the interrupt request as a trigger for exiting Snooze mode, the request must be selected in SELSR0. See section 12, Interrupt Controller Unit (ICU). When a trigger selected in SELSR0 occurs after executing a WFI instruction, and during the transition from Normal mode to Software Standby mode, the request can be accepted depending on the timing of the occurrence.

Note 2. Only one of either SCI0_AM or SCI0_RXI_OR_ERI can be selected.

Note 3. Event that is enabled by the SNZEDCR0 register must not be used.

Figure 10.1 shows the transition between Normal mode to low power mode.





- Note 5. See section 10.5.1. Setting Operating Power Control Mode.
- Note 6. See section 10.8.3. Returning from Snooze Mode to Software Standby Mode.

Figure 10.1 Low power mode transitions

10.2 Register Descriptions

10.2.1 SBYCR : Standby Control Register

Base address:	SYSC = 0x4001_E000
Offset address:	0x00C

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	SSBY	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
14:0	—	These bits are read as reset value. The write value should be reset value	R/W
15	SSBY	Software Standby Mode Select	R/W
		0: Sleep mode 1: Software Standby mode.	

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

SSBY bit (Software Standby Mode Select)

The SSBY bit specifies the transition destination after a WFI instruction is executed.

When the SSBY bit is set to 1, the MCU enters Software Standby mode after execution of a WFI instruction. When the MCU returns to Normal mode from Software Standby mode by an interrupt, the SSBY bit remains 1. The SSBY bit can be cleared by writing 0 to it.

While the OSTDCR.OSTDE bit is 1, setting of the SSBY bit is ignored. Even if SSBY bit is 1, the MCU enters Sleep mode on execution of a WFI instruction.



While the FENTRYR.FENTRY0 bit is 1 setting of the SSBY bit is ignored. Even if SSBY bit is 1, the MCU enters Sleep mode on execution of a WFI instruction.

While the DCDCCTL.PD bit is 0, DCDCCLT.FST bit is 0 and DCDCCTL.DCDCON bit is 1, setting of the SSBY bit is ignored. Even if SSBY bit is 1, the MCU enters Sleep mode on execution of a WFI instruction.

10.2.2 MSTPCRA : Module Stop Control Register A

Base address:	SYSC =	0x4001	_E000													
Offset address:	0x01C															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_		_		—	_	_	_	MSTP A22	-	Ι	—	Ι	—	_
Value after reset:	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
21:0	—	These bits are read as 1. The write value should be 1.	R/W
22	MSTPA22	DTC Module Stop*1	R/W
		0: Cancel the module-stop state 1: Enter the module-stop state	
31:23	—	These bits are read as 1. The write value should be 1.	R/W

Note 1. When rewriting the MSTPA22 bit from 0 to 1, disable the DTC before setting the MSTPA22 bit.

10.2.3 MSTPCRB : Module Stop Control Register B

Offset address:	0x000															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	MSTP B31	MSTP B30	MSTP B29	MSTP B28	_	_	_	_	_	MSTP B22	_	_	MSTP B19	MSTP B18	_	_
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	MSTP B9	MSTP B8	_	_	_	_	_	MSTP B2	_	_
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
1:0	—	These bits are read as 1. The write value should be 1.	R/W
2	MSTPB2	Controller Area Network 0 Module Stop 0: Cancel the module-stop state 1: Enter the module-stop state	R/W
7:3	—	These bits are read as 1. The write value should be 1.	R/W
8	MSTPB8	I ² C Bus Interface 1 Module Stop Target module: IIC1	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	

Base address: MSTP = 0x4004_7000



Bit	Symbol	Function	R/W
9	MSTPB9	I ² C Bus Interface 0 Module Stop Target module: IIC0	R/W
		1: Enter the module-stop state	
17:10	_	These bits are read as 1. The write value should be 1.	R/W
18	MSTPB18	Serial Peripheral Interface 1 Module Stop Target module: SPI1	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
19	MSTPB19	Serial Peripheral Interface 0 Module Stop Target module: SPI0	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
21:20	—	These bits are read as 1. The write value should be 1.	R/W
22	MSTPB22	Serial Communication Interface 9 Module Stop Target module: SCI9	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
27:23	—	These bits are read as 1. The write value should be 1.	R/W
28	MSTPB28	Serial Communication Interface 3 Module Stop Target module: SCI3	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
29	MSTPB29	Serial Communication Interface 2 Module Stop Target module: SCI2	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
30	MSTPB30	Serial Communication Interface 1 Module Stop Target module: SCI1	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
31	MSTPB31	Serial Communication Interface 0 Module Stop Target module: SCI0	R/W
		0: Cancel the module-stop state 1: Enter the module-stop state	

10.2.4 MSTPCRC : Module Stop Control Register C

Base address:	MSTP =	= 0x4004	_7000													
Offset address:	0x004															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	MSTP C31	_		MSTP C28		_	_	_	_	_	_		_		_	_
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	MSTP C14	MSTP C13	_	_	_	_	—	—	_	_	_	MSTP C3	—	MSTP C1	MSTP C0
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
0	MSTPC0	Clock Frequency Accuracy Measurement Circuit Module Stop ^{*1} Target module: CAC	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	



Bit	Symbol	Function	R/W
1	MSTPC1	Cyclic Redundancy Check Calculator Module Stop Target module: CRC	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
2	—	These bits are read as 1. The write value should be 1.	R/W
3	MSTPC3	Capacitive Sensing Unit Module Stop Target module: CTSU	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
12:4	—	These bits are read as 1. The write value should be 1.	R/W
13	MSTPC13	Data Operation Circuit Module Stop Target module: DOC	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
14	MSTPC14	Event Link Controller Module Stop Target module: ELC	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
27:15	—	These bits are read as 1. The write value should be 1.	R/W
28	MSTPC28	True Random Number Generator Module Stop ^{*2} Target module: TRNG	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
30:29	—	These bits are read as 1. The write value should be 1.	R/W
31	MSTPC31	AES Module Stop Target module: AES	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	

Note 1. The MSTPC0 bit must be written while the oscillation of the clock to be controlled by this bit is stable. To enter Software Standby mode after writing this bit, wait for 2 cycles of the slowest clock from the clocks output by the oscillators, then execute a WFI instruction.

Note 2. Set the MSTPC28 bit to 0 once at the beginning of the program, to initialize an unused circuit, even if the TRNG is not used in this MCU. See section 10.9.15. Module-Stop Function for an Unused Circuit.

10.2.5 MSTPCRD : Module Stop Control Register D

Base address: MSTP = 0x4004_7000

Offset address:	0x008															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	MSTP D29	_	_	_	_	_	_	_	_	MSTP D20—	_	_	—	MSTP D16
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	MSTP D14	Ι		_	_	—	_	_	MSTP D6	MSTP D5	_	MSTP D3	MSTP D2	—	_
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
1:0	—	These bits are read as 1. The write value should be 1.	R/W
2	MSTPD2	Low Power Asynchronous General Purpose Timer 1 Module Stop ^{*1} Target module: AGT1	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	



Bit	Symbol	Function	R/W
3	MSTPD3	Low Power Asynchronous General Purpose Timer 0 Module Stop ^{*2} Target module: AGT0	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
4	—	This bit is read as 1. The write value should be 1.	R/W
5	MSTPD5	General PWM Timer 32n Module Stop Target module: GPT32n (n = 0 to 3)	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
6	MSTPD6	General PWM Timer 164 to 169 and PWM Delay Generation Circuit Module Stop Target module: GPT164 to 169, and PWM delay generation circuit	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
13:7	—	These bits are read as 1. The write value should be 1.	R/W
14	MSTPD14	Port Output Enable for GPT Module Stop Target module: POEG	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
15	—	This bit is read as 1. The write value should be 1.	R/W
16	MSTPD16	12-bit A/D Converter Module Stop Target module: ADC120	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
19:1720:17	—	These bits are read as 1. The write value should be 1.	R/W
20	MSTPD20	12-bit D/A Converter Module Stop Target module: DAC12	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
28:21	_	These bits are read as 1. The write value should be 1.	R/W
29	MSTPD29	Low-Power Analog Comparator Module Stop Target module: ACMPLP	R/W
		0: Cancel the module-stop state1: Enter the module-stop state	
31:30	-	These bits are read as 1. The write value should be 1.	R/W

Note 1. When the count source is sub-clock oscillator or LOCO, AGT1 counting does not stop even if MSTPD2 is set to 1. If the count source is the sub-clock oscillator or LOCO, this bit must be set to 1 except when accessing the AGT1 registers.

Note 2. When the count source is sub-clock oscillator or LOCO, AGT0 counting does not stop even if MSTPD3 is set to 1. If the count source is the sub-clock oscillator or LOCO, this bit must be set to 1 except when accessing the AGT0 registers.

10.2.6 OPCCR : Operating Power Control Register

Base address: SYSC = 0x4001_E000

Offset address: 0x0A0



Bit	Symbol	Function	R/W
1:0	OPCM[1:0]	Operating Power Control Mode Select 0 0: High-speed mode 0 1: Middle-speed mode 1 0: Setting prohibited 1 1: Low-speed mode	R/W



Bit	Symbol	Function	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	OPCMTSF	Operating Power Control Mode Transition Status Flag 0: Transition completed 1: During transition	R
7:5	_	These bits are read as 0. The write value should be 0.	R/W

The OPCCR register is used to reduce power consumption in Normal mode, Sleep mode, and Snooze mode. Power consumption can be reduced according to the operating frequency and operating voltage used by the OPCCR setting. For the procedure to change the operating power control modes, see section 10.5. Function for Lower Operating Power Consumption.

OPCM[1:0] bits (Operating Power Control Mode Select)

The OPCM[1:0] bits select the operating power control mode in Normal mode, Sleep mode, and Snooze mode.

Table 10.4 shows the relationship between the operating power control modes, the OPCM[1:0], and SOPCM bits settings.

Writing to OPCCR.OPCM[1:0] is prohibited while MCU is under the following conditions:

- 1. HOCOCR.HCSTP and OSCSF.HOCOSF are 0 (the oscillation of the HOCO clock is not yet stable).
- The MCU is in Sleep or Snooze mode, the MCU transitions to Normal mode from Sleep or Snooze mode, the MCU transitions to Sleep, Snooze, or Software Standby mode from Normal mode, or the MCU is in transfer state when in operating power mode.
- 3. Flash is in programming mode.
- 4. The MCU is in Subosc-speed mode (SOPCCR.SOPCM bit is 1).

OPCMTSF flag (Operating Power Control Mode Transition Status Flag)

The OPCMTSF flag indicates the switching control state when the operating power control mode is switched. This flag becomes 1 when the OPCM bit is written, and 0 when mode transition completes. Read this flag and confirm that it is 0 before proceeding.

10.2.7 SOPCCR : Sub Operating Power Control Register

Base address: SYSC = 0x4001_E000 Offset address: 0x0AA

Bit position:	7	6	5	4	3	2	1	0
Bit field:	—	_	—	SOPC MTSF	_	_	_	SOPC M
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SOPCM	Sub Operating Power Control Mode Select 0: Other than Subosc-speed mode	R/W
		1: Subosc-speed mode	
3:1	—	These bits are read as 0. The write value should be 0.	R/W
4	SOPCMTSF	Operating Power Control Mode Transition Status Flag	R
		0: Transition completed	
		1: During transition	
7:5	_	These bits are read as 0. The write value should be 0.	R/W

The SOPCCR register is used to reduce power consumption in Normal mode, Sleep mode, and Snooze mode. Setting this register initiates entry to and exit from Subosc-speed mode. Subosc-speed mode is available only when using the sub-clock oscillator or LOCO without dividing the frequency.

For the procedure to change operating power control modes, see section 10.5. Function for Lower Operating Power Consumption.



SOPCM bit (Sub Operating Power Control Mode Select)

The SOPCM bit selects the operating power control mode in Normal mode, Sleep mode, and Snooze mode. Setting this bit to 1 allows transition to Subosc-speed mode. Setting this bit to 0 allows a return to the operating mode (set in OPCCR.OPCM[1:0]) before the transition to Subosc-speed mode.

Writing to SOPCCR.SOPCM is prohibited while MCU is under the following conditions:

- 1. The MCU is in Sleep or Snooze mode, the MCU transitions to Normal mode from Sleep, Snooze, or Software Standby mode, the MCU transitions to Sleep, Snooze, or Software Standby mode from Normal mode, or the MCU is in transfer state when in operating power mode.
- 2. Flash is in programming mode.
- 3. MOSC is operating (MOSCCR.MOSTP bit is 0), HOCO is operating (HOCOCR.HCSTP bit is 0), or MOCO is operating (MOCOCR.MCSTP bit is 0).
- 4. The value of SCKDIVCR register is not equal to 0x00000000.
- 5. The data flash is disabled (DFLCTL.DFLEN bit is 0).

Table 10.4 shows the relationship between the operating power control modes, the OPCM[1:0], and SOPCM bits settings.

SOPCMTSF flag (Operating Power Control Mode Transition Status Flag)

The SOPCMTSF flag indicates the switching control state when the operating power control mode is switched to or from Subosc-speed mode. This flag becomes 1 when the SOPCM bit is written, and 0 when mode transition completes. Read this flag and confirm that it is 0 before proceeding.

Table 10.4 shows each operating power control mode.

Table 10.4	Operating power control mode
------------	------------------------------

Operating power control mode	OPCM[1:0] bits	SOPCM bit	Power consumption
High-speed mode	00b	0	High
Middle-speed mode	01b	0	Ļ
Low-speed mode	11b	0	Ļ
Subosc-speed mode	xxb	1	Low

0

RXDR

10.2.8 SNZCR : Snooze Control Register



Dit lield.	SINZE	_		_	_	_	TCEN	EQEN
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RXDREQEN	RXD0 Snooze Request Enable	R/W
		0: Ignore RXD0 falling edge in Software Standby mode1: Detect RXD0 falling edge in Software Standby mode	
1	SNZDTCEN	DTC Enable in Snooze mode	R/W
		0: Disable DTC operation 1: Enable DTC operation	
6:2	—	These bits are read as 0. The write value should be 0.	R/W
7	SNZE	Snooze mode Enable	R/W
		0: Disable Snooze mode 1: Enable Snooze mode	

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.



RXDREQEN bit (RXD0 Snooze Request Enable)

The RXDREQEN bit specifies whether to detect a falling edge of the RXD0 pin in Software Standby mode. This bit can be used only when SCI0 is operating in asynchronous mode. To detect a falling edge of the RXD0 pin, set this bit before entering Software Standby mode. When this bit is set to 1, a falling edge of the RXD0 pin in Software Standby mode causes the MCU to enter Snooze mode.

SNZDTCEN bit (DTC Enable in Snooze mode)

The SNZDTCEN bit specifies whether to use the DTC and SRAM in Snooze mode. To use the DTC and SRAM in Snooze mode, set this bit to 1 before entering Software Standby mode. When this bit is set to 1, the DTC can be activated by setting IELSRn register.

SNZE bit (Snooze mode Enable)

The SNZE bit specifies whether to enable a transition from Software Standby mode to Snooze mode. To use Snooze mode, set this bit to 1 before entering Software Standby mode. When this bit is set to 1, a trigger as shown in Table 10.6 in Software Standby mode causes the MCU to enter Snooze mode. After the MCU transitions from Software Standby mode or Snooze mode to Normal mode, set 0 to the SNZE bit once then set it before re-entering Software Standby mode. For details, see section 10.8. Snooze Mode.

10.2.9 SNZEDCR0 : Snooze End Control Register 0

Base address: SYSC = 0x4001_E000 Offset address: 0x094 Bit position: 7 6 5 4 3 2 1 0 SCIOU AD0U AD0M DTCN DTCZ AGTU Bit field: MTED ZRED MTED ATED RED NFED Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	AGTUNFED	AGT1 Underflow Snooze End Enable	R/W
		0: Disable the snooze end request	
1	DTCZRED	Last DTC Transmission Completion Snooze End Enable	R/W
		0: Disable the snooze end request1: Enable the snooze end request	
2	DTCNZRED	Not Last DTC Transmission Completion Snooze End Enable	R/W
		0: Disable the snooze end request1: Enable the snooze end request	
3	AD0MATED	ADC12 Compare Match Snooze End Enable	R/W
		0: Disable the snooze end request1: Enable the snooze end request	
4	ADOUMTED	ADC12 Compare Mismatch Snooze End Enable	R/W
		0: Disable the snooze end request1: Enable the snooze end request	
6:5	—	These bits are read as 0. The write value should be 0.	R/W
7	SCIOUMTED	SCI0 Address Mismatch Snooze End Enable	R/W
		0: Disable the snooze end request	
		1: Enable the snooze end request	

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

The SNZEDCR0 register controls the condition of switching from Snooze mode to Software Standby mode. In order to use a trigger shown in Table 10.7 as a condition to switch from Snooze mode to Software Standby mode, the corresponding bit in the SNZEDCR0 register must be set to 1.

The event that is used to return from snooze mode to normal mode as shown in Table 10.3 must not be enabled in the SNZEDCR0 register.



AGTUNFED bit (AGT1 Underflow Snooze End Enable)

The AGTUNFED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an AGT1 underflow. For details on the trigger conditions, see section 21, Low Power Asynchronous General Purpose Timer (AGT).

DTCZRED bit (Last DTC Transmission Completion Snooze End Enable)

The DTCZRED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on completion of the last DTC transmission, that is, when CRA or CRB registers in the DTC is 0. For details on the trigger conditions, see section 15, Data Transfer Controller (DTC).

DTCNZRED bit (Not Last DTC Transmission Completion Snooze End Enable)

The DTCNZRED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on completion of each DTC transmission, that is, when CRA or CRB registers in the DTC is not 0. For details on the trigger conditions, see section 15, Data Transfer Controller (DTC).

AD0MATED bit (ADC12 Compare Match Snooze End Enable)

The AD0MATED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an ADC120 event when a conversion result matches the expected data. For details on the trigger conditions, see section 30, 12-Bit A/D Converter (ADC12).

AD0UMTED bit (ADC12 Compare Mismatch Snooze End Enable)

The AD0UMTED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an ADC120 event when the conversion result does not match the expected data. For details on the trigger conditions, see section 30, 12-Bit A/D Converter (ADC12).

SCI0UMTED bit (SCI0 Address Mismatch Snooze End Enable)

The SCI0UMTED bit specifies whether to enable a transition from Snooze mode to Software Standby mode on an SCI0 event when an address received in Software Standby mode does not match the expected data. For details on the trigger conditions, see section 25, Serial Communications Interface (SCI). Only set this bit to 1 when SCI0 operates in asynchronous mode.

10.2.10 SNZREQCR0 : Snooze Request Control Register 0

Offset address:	0x098															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	SNZR EQEN 30	SNZR EQEN 29	SNZR EQEN 28	_	_	SNZR EQEN 25	SNZR EQEN 24	SNZR EQEN 23	_	_	_	_	_	SNZR EQEN 17	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	SNZR EQEN 7	SNZR EQEN 6	SNZR EQEN 5	SNZR EQEN 4	SNZR EQEN 3	SNZR EQEN 2	SNZR EQEN 1	SNZR EQEN 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SNZREQEN0	Enable IRQ0 pin snooze request	R/W
		0: Disable the snooze request1: Enable the snooze request	
1	SNZREQEN1	Enable IRQ1 pin snooze request	R/W
		0: Disable the snooze request1: Enable the snooze request	
2	SNZREQEN2	Enable IRQ2 pin snooze request	R/W
		0: Disable the snooze request1: Enable the snooze request	

Base address: SYSC = 0x4001 E000



Bit	Symbol	Function	R/W
3	SNZREQEN3	Enable IRQ3 pin snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
4	SNZREQEN4	Enable IRQ4 pin snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
5	SNZREQEN5	Enable IRQ5 pin snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
6	SNZREQEN6	Enable IRQ6 pin snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
7	SNZREQEN7	Enable IRQ7 pin snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
16:8		These bits are read as 0. The write value should be 0.	R/W
17	SNZREQEN17	Enable KEY_INTKR snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
22:18	—	These bits are read as 0. The write value should be 0.	R/W
23	SNZREQEN23	Enable ACMPLP snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
24	SNZREQEN24	Enable RTC alarm snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
25	SNZREQEN25	Enable RTC period snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
27:26	_	These bits are read as 0. The write value should be 0.	R/W
28	SNZREQEN28	Enable AGT1 underflow snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
29	SNZREQEN29	Enable AGT1 compare match A snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
30	SNZREQEN30	Enable AGT1 compare match B snooze request 0: Disable the snooze request 1: Enable the snooze request	R/W
31	_	This bit is read as 0. The write value should be 0.	R/W

The SNZREQCR0 register controls which trigger causes the MCU to switch from Software Standby mode to Snooze mode. If a trigger is selected as a request to cancel Software Standby mode by setting the WUPEN register, see section 12, Interrupt Controller Unit (ICU), the MCU enters Normal mode when the trigger is generated while the associated bit of the SNZREQCR0 is 1. The setting of the WUPEN register always has higher priority than the setting of the SNZREQCR0 register. For details, see section 10.8. Snooze Mode and section 12, Interrupt Controller Unit (ICU).



10.2.11 PSMCR : Power Save Memory Control Register

2

2

Base address:	SYSC = 0x4001_E000								
Offset address:	0x09F)x09F							
Bit position:	7	6	5	4					

Dit position.	'	0	0	-	0	2		0
Bit field:	_	_	_	_	_	_	PSM	C[1:0]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	PSMC[1:0]	Power Save Memory Control 0 0: All SRAMs are on in Software Standby mode 0 1: 8 KB SRAM (0x2000_4000 to 0x2000_5FFF) is on in Software Standby mode 1 0: Setting prohibited 1 1: Setting prohibited	R/W
7:2	_	These bits are read as 0. The write value should be 0.	R/W

Λ

PSMC[1:0] bits (Power Save Memory Control)

The PSMC[1:0] bits select the SRAM retention area in Software Standby mode. Setting these bits to 01b (8 KB SRAM in Software Standby mode) reduces the supply current. Set the PSMC register before executing a WFI instruction.

This register is protected by the PRCR.PRC1 bit.

10.2.12 SYOCDCR : System Control OCD Control Register



Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W
7	DBGEN	Debugger Enable bit Set to 1 first in on-chip debug mode.	R/W
		0: On-chip debugger is disabled1: On-chip debugger is enabled	

Note: Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.

DBGEN bit (Debugger Enable bit)

The DBGEN bit enables the on-chip debug mode. This bit must be set to 1 first in the on-chip debugger mode.

[Setting condition]

• Writing 1 to the bit when the debugger is connected.

[Clearing condition]

- Power-on reset is generated
- Writing 0 to the bit.
- Note: Certain restrictions apply in terms of the MCU states in which the DBGEN bit can be set to 1. For details, see section 2.7.3. Restrictions on Connecting an OCD emulator.



10.2.13 DCDCCTL : DCDC/LDO Control Register

Base address: SYSC = 0x4001_E000

```
Offset address: 0x440
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	PD	FST	LCBO OST	STOP ZA	_	_	OCPE N	DCDC ON
Value after reset:	1	1	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	DCDCON	LDO/DCDC on/off Control bit	R/W
		0: LDO is on and DCDC is off1: LDO is off and DCDC is on	
1	OCPEN	DCDC OCP Function Enable bit	R/W
		0: DCDC OCP (Over Current Protection) Function disable1: DCDC OCP (Over Current Protection) Function enable	
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	STOPZA	DCDC IO Buffer Power Control bit	R/W
		0: DCDC IO buffer power down1: DCDC IO buffer power up	
5	LCBOOST	LDO LCBOOST Mode Control bit	R/W
		0: LDO power mode is other than LCBOOST1: LDO power mode is in LCBOOST	
6	FST	DCDC Fast Startup	R/W
		0: The DCDC VREF BIAS is in low power mode1: The DCDC VREF BIAS is in High-speed mode	
7	PD	DCDC VREF Generate Disable bit	R/W
		0: DCDC VREF BIAS output enable 1: DCDC VREF BIAS output disable	

The DCDCCTL register controls the MCU power supply from LDO or DCDC. For details of the control flow, see section 10.5.2. Operating Range.

Only bits 7, 6, 4, and 0 can be written in Normal mode because these bits cannot be modified in Sleep and Snooze modes by a DTC transfer.

Only bits 7, 6, 4, and 0 can be set by the recommend flow. For details of the control flow, see section 10.5.2. Operating Range.

This register is protected by PRCR.PRC1 bit.

10.2.14 VCCSEL : Voltage Level Selection Control Register





Bit	Symbol	Function	R/W
1:0	VCCSEL[1:0]	DCDC Working Voltage Level Selection Set VCCSEL[1:0] to the following voltage when the VCC level is detected in DCDC Power mode.	R/W
		$\begin{array}{llllllllllllllllllllllllllllllllllll$	
7:2	—	These bits are read as 0. The write value should be 0.	R

The VCCSEL register controls the MCU power supply from DCDC, and sets the VCCSEL[1:0] bits to the corresponding MCU VCC power supply voltage level. For details of the control flow, see section 10.5.1. Setting Operating Power Control Mode.

This register is protected by the PRCR.PRC1 bit.

10.2.15 LSMRWDIS : Low Speed Module R/W Disable Control Register

Base address: MSTP = 0x4004_7000

Offset address: 0x00C

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				PRKE	Y[7:0]				WREN	_	—	—	_	IWDTI DS	WDTD IS	RTCR WDIS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RTCRWDIS	RTC Register R/W Enable Control Stop the RTC register R/W clock (only valid when LPOPT.LPOPTEN = 1)	R/W
		0: RTC register R/W clock always on 1: RTC register R/W clock stops	
1	WDTDIS	WDT Operate Clock Control Stop the WDT counter clock and register R/W clock (valid only when LPOPT.LPOPTEN = 1)	R/W
		0: WDT operates as normal1: Stop the WDT clock and register R/W clock	
2	IWDTIDS	IWDT Register Clock Control Stop the IWDT register R/W clock (valid only when LPOPT.LPOPTEN = 1)	R/W
		0: IWDT operates as normal 1: Stop the IWDT register R/W clock	
6:3	—	These bits are read as 0. The write value should be 0.	R/W
7	WREN	Write Enable for bits [2:0]	R/W
		0: Write protect for bits [2:0]1: Write enable for bits [2:0]	
15:8	PRKEY[7:0]	LSMRWDIS Key Code These bits control the write access to the LSMRWDIS register. To modify the LSMRWDIS register, write 0xA5 to the upper 8 bits and the target value to the lower 8 bits as a 16-bit unit.	W

RTCRWDIS bit (RTC Register R/W Enable Control)

[Setting condition]

- This bit can only be modified when WREN is set to 1.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the RTC register R/W clock.

WDTDIS bit (WDT Operate Clock Control)

[Setting condition]

- This bit can only be modified when WREN is set to 1.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the WDT operate clock.



- Do not set this bit to 1 when WDT is in auto start mode (OFS0.WDTSTRT = 0).
- Do not set this bit to 1 when WDT is operating.
- Set this bit to 1 to disable register start mode for WDT.

IWDTIDS bit (IWDT Register Clock Control)

[Setting condition]

- This bit can only be modified when WREN is set to 1.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the IWDT register R/W clock.
- Do not set this bit to 1 when IWDT is in auto start mode (OFS0.IWDTSTRT = 0).
- Do not set this bit to 1 when IWDT is operating.

10.2.16 LPOPT : Lower Power Operation Control Register

Base address: SYSC = 0x4001_E000

Offset address: 0x04C

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	LPOP TEN	_	—	—	BPFC LKDIS	DCLK	DCLKDIS[1:0]		
/alue after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	MPUDIS	MPU Clock Disable Control Stop the MPU operate clock (valid only when LPOPTEN = 1)	R/W
		0: MPU operates as normal1: MPU operate clock stops (MPU function disable).	
2:1	DCLKDIS[1:0]	Debug Clock Disable Control	R/W
		0 0: Debug clock does not stop Others: Debug clock stops (valid only when LPOPT.LPOPTEN = 1)	
3	BPFCLKDIS	BPF Clock Disable Control Stop the Flash register R/W clock (valid only when LPOPT.LPOPTEN = 1)	R/W
		0: Flash register R/W clock operates as normal1: Flash register R/W clock stops.	
6:4	—	These bits are read as 0. The write value should be 0.	R/W
7	LPOPTEN	Lower Power Operation Enable	R/W
		0: All lower power counter measure disable1: All lower power counter measure enable	

The LPOPT register is protected by the PRCR.PRC0 bit.

MPUDIS bit (MPU Clock Disable Control)

[Setting condition]

- Do not set this bit to 1 when the MPU function is used.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the MPU operate clock.

DCLKDIS[1:0] bits (Debug Clock Disable Control)

[Setting condition]

- Do not set these bit to 1 when in OCD mode or in SCI boot mode.
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the debug system clock to debug function for the chip.

BPFCLKDIS bit (BPF Clock Disable Control)

[Setting condition]

• Do not set this bit to 1 when in OCD mode or SCI boot mode.



- Do not set this bit to 1 when operating code flash or data flash through the Flash register.
- Do not set this bit to 1 when operating data flash.
- Do not set this bit to 1 when system transfers power control mode (for example, transfer High-speed mode to Middle-speed mode or transfer High-speed mode to Low-speed mode).
- When LPOPT.LPOPTEN = 1 and this bit is set to 1, this bit stops the Flash register R/W clock.

LPOPTEN bit (Lower Power Operation Enable)

[Setting condition]

• Setting this bit to 1 decreases the MCU power consumption but creates limitations in the system.

10.3 Reducing Power Consumption by Switching Clock Signals

The clock frequency changes when the SCKDIVCR register is set.

For information on module and clock associations, see section 8.2.1. SCKDIVCR : System Clock Division Control Register.

10.4 Module-Stop Function

The module stop function can stop the clock supply set for each peripheral module.

When the MSTPmi bit (m = A to D, i = 31 to 0) in MSTPCRn (n = A to D) is set to 1, the specified module stops operating and enters the module-stop state, but the CPU continues to operate independently. Setting the MSTPmi bit to 0 cancels the module-stop state, allowing the module to resume operation at the end of the bus cycle.

After a reset is canceled, all modules other than the DTC modules are placed in the module-stop state. Do not access the module while the corresponding MSTPmi bit is 1. Additionally, do not set 1 to the MSTPmi bit while the corresponding module is accessed.

10.5 Function for Lower Operating Power Consumption

By selecting an appropriate operating power consumption control mode according to the operating frequency, power consumption can be reduced in Normal mode, Sleep mode, and Snooze mode.

10.5.1 Setting Operating Power Control Mode

Ensure the operating condition such as the frequency range is always within the specified range before and after switching the operating power control modes.

This section provides example procedures for switching operating power control modes.

Table 10.5Available oscillators in each mode

	Oscillator					
Mode	High-speed on- chip oscillator	Middle-speed on- chip oscillator	Low-speed on- chip oscillator	Main clock oscillator	Sub-clock oscillator	IWDT-dedicated on-chip oscillator
High-speed	Available	Available	Available	Available	Available	Available
Middle-speed	Available	Available	Available	Available	Available	Available
Low-speed	Available	Available	Available	Available	Available	Available
Subosc-speed	N/A	N/A	Available	N/A	Available	Available

(1) Switching from a higher power mode to a lower power mode

Example 1: From High-speed mode to Low-speed mode:

(Operation begins in High-speed mode)

- 1. Change the oscillator to what is used in Low-speed mode. Set the frequency of each clock lower than or equal to the maximum operating frequency in Low-speed mode.
- 2. Turn off the oscillator that is not required in Low-speed mode.



- 3. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 4. Set the OPCCR.OPCM[1:0] bits to 11b (Low-speed mode).
- 5. Confirm that OPCCR.OPCMTSF flag is 0 (indicates transition completed).

(Operation is now in Low-speed mode)

Example 2: From High-speed mode to Subosc-speed mode

(Operation begins in High-speed mode)

- 1. Switch the clock source to sub-clock oscillator. Turn off HOCO, MOCO, LOCO and main oscillator.
- 2. Confirm that all clock sources other than the sub-clock oscillator are stopped.
- 3. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 4. Set the SOPCCR.SOPCM bit to 1 (Subosc-speed mode).
- 5. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).

(Operation is now in Subosc-speed mode)

(2) Switching from a lower power mode to a higher power mode

Example 1: From Subosc-speed mode to High-speed mode

(Operation begins in Subosc-speed mode)

- 1. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 2. Set the SOPCCR.SOPCM bit to 0 (High-speed mode).
- 3. Confirm that the SOPCCR.SOPCMTSF flag is 0 (indicates transition completed).
- 4. Turn on the required oscillator in High-speed mode.
- 5. Set the frequency of each clock lower than or equal to the maximum operating frequency for High-speed mode.

(Operation is now in High-speed mode)

Example 2: From Low-speed mode to High-speed mode

(Operation begins in Low-speed mode)

- 1. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 2. Set the OPCCR.OPCM[1:0] bits to 00b (High-speed mode).
- 3. Confirm that the OPCCR.OPCMTSF flag is 0 (indicates transition completed).
- 4. Turn on any required oscillator in High-speed mode.
- 5. Set the frequency of each clock lower than or equal to the maximum operating frequency for High-speed mode.

(Operation is now in High-speed mode)

(3) Switching from the High-Speed/Middle-Speed mode (LDO power mode) to the High-speed/ Middle speed mode (DCDC power mode)

High-speed/Middle speed mode (DCDC power mode) can only be transferred from High-speed/Middle-speed mode (LDO power mode) when $5.50 \text{ V} \ge \text{VCC} \ge 2.40 \text{ V}$, for other constraints see High-speed/Middle-speed (LDO power mode) in section 10.5.2. Operating Range.

Do not transfer to DCDC power mode when the MCU does not meet the specified condition.

Follow the timing flow as shown in this section when switching from High-speed/Middle-speed mode (LDO power mode) to High-speed/Middle-speed mode (DCDC power mode).

Example 1: From LDO power mode to DCDC power mode

(Operation begins in High-speed/Middle-speed mode)



- 1. Set the VCCSEL.VCCSEL[1:0] bits according to expected range of power supply voltage.
- 2. Monitor the voltage level of VCC, confirm the VCC voltage is more than 2.40 V.
- 3. Set one of the LVD 0/1/2 detection voltage to more than 2.40 V with LVDLVLR or OFS1.VDSEL.
- 4. Set the associated LVDi (i = 1, 2) mode to the reset mode when VCC falls below Vdeti (i = 0, 1, 2) with LVDiCR0.RI bit set to 1.
- 5. Change the oscillator to what is used in DCDC operating mode.
- 6. Turn off the oscillator that is not required in DCDC operating mode.
- 7. Set the DCDCCTL.STOPZA bit to 1(DCDC module IO buffer on).
- 8. Set the DCDCCTL.PD bit to 0 (DCDC module VREF on), wait at least 10 µs for DCDC VREF stability.
- 9. Set the DCDCCTL.FST bit to 0 (DCDC module VREF to low power mode), wait at least 10 µs for DCDC VREF stability.
- 10. Set the DCDCCTL.DCDCON bit to 1 (DCDC module on and LDO module off at the same time), and wait at least 2 μ s for DCDC power stability.
- Note: Do not transfer the power mode or turn on/off any peripheral module in this 22 µs period.

(Operation is now in DCDC power mode)



Figure 10.2 Transfer timing and load restriction when switching between LDO power mode and DCDC power mode

(4) Switching from High-speed/Middle-speed mode (DCDC power mode) to High-speed/Middlespeed mode (LDO power mode)

Example 1: From DCDC power mode to LDO power mode

(Operation begins in DCDC power mode)

- 1. Stop all of the peripheral modules with registers MSTPCRB/MSTPCRC/MSTPCRD. Confirm the MSTPCRB/ MSTPCRC/MSTPCRD registers are all set to 0xFFFFFFF.
- 2. Set the DCDCCTL.DCDCON bit to 0 (LDO module on and DCDC module off at the same time).
- 3. Set the DCDCCTL.FST bit to 1 (DCDC module VREF to High-speed mode).
- 4. Set the DCDCCTL.PD bit to 1 (DCDC module VREF off). Wait at least 60 µs for LDO power stability.
- Note: Do not transfer the power mode or turn on any peripheral module in this period, meaning, only the CPU can operate in this 60 µs period.

(Operation is now in LDO power mode)



(5) Switching from High-speed/Middle-speed mode in DCDC power mode to Subosc-speed mode or Software Standby mode

In DCDC power mode, the MCU cannot transfer to Subosc-speed mode (LDO power mode) or Software Standby mode (LDO power mode) directly. If you want to transfer to Subosc-speed mode or Software Standby mode immediately from DCDC power mode, the LDO in LCBOOST mode must be set for at least 60 µs during the transfer period.

After this wait period, the MCU can transfer to Subosc-speed mode or Software Standby mode (LDO power mode).

Example 1: From DCDC power mode to LDO power mode and then to Subosc-speed mode

(Operation begins in DCDC power mode)

- 1. Stop all of the peripheral modules with registers MSTPCRB/MSTPCRC/MSTPCRD. Confirm the MSTPCRB/ MSTPCRC/MSTPCRD registers are all set to 0xFFFFFFF.
- 2. Set the DCDCCTL register to 0x30 or 0x20 with a CPU byte write operation, turn the LDO module on and turn the DCDC module off at the same time.
- 3. Set the DCDCCTL.FST bit to 1 (DCDC module VREF to High-speed mode).
- 4. Set the DCDCCTL.PD bit to 1 (DCDC module VREF off). Wait at least 60 µs for LDO power stability.
- 5. Set the DCDCCTL.LCBOOST bit to 0 (LDO power other than LCBOOST).
- Note: Do not transfer the power mode or turn on any peripheral module in this period, meaning, only the CPU can operate in this 60 µs period.

(Operation is now in LDO power mode)



speed or Software Standby mode

Note: In DCDC power mode, transfer to Software Standby mode and Snooze mode in low power mode is forbidden.

In DCDC power mode, only High-speed mode and Middle-speed mode are supported. The MCU cannot transfer power control mode in this period, therefore changing the OPCCR and SOPCCR registers is forbidden.

Transfer between LDO power mode and DCDC power mode is only supported in High-speed mode or Middle-speed mode when in normal mode.

Transfer between LDO power mode and DCDC power mode by DTC operation in Sleep mode or Snooze mode is forbidden.

10.5.2 Operating Range

Figure 10.4 to Figure 10.7 show the ICLK operating voltages and frequencies. However, peripheral module clocked by PCLKB and PCLKD is not equal to ICLK.



High-speed mode

The maximum operating frequency during a flash read is 48 MHz for ICLK. The operating voltage range during a flash read is 1.8 to 5.5 V.

During flash programming/erasure, the operating frequency range is 1 to 48 MHz and the operating voltage range is 1.8 to 5.5 V.

Figure 10.4 shows the operating voltages and frequencies in High-speed mode.



Figure 10.4 Operating voltages and frequencies in High-speed mode

Middle-speed mode

The power consumption of this mode is lower than that of High-speed mode under the same conditions.

The maximum operating frequency during a flash read is 24 MHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V. However, the maximum operating frequency during a flash read is 4 MHz when the operating voltage is 1.6 to 1.8 V.

During flash programming/erasure, the operating frequency range is 1 to 24 MHz and the operating voltage range is 1.6 to 5.5 V. However, the maximum operating frequency during flash programming/erasure is 4 MHz when the operating voltage is 1.6 to 1.8 V.

Figure 10.5 shows the operating voltages and frequencies in Middle-speed mode.



Figure 10.5 Operating voltages and frequencies in Middle-speed mode



Low-speed mode

The maximum operating frequency during a flash read is 2 MHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V.

During flash programming/erasure, the operating frequency range is 1 to 2 MHz and the operating voltage range is 1.6 to 5.5 V.

Figure 10.6 shows the operating voltages and frequencies in Low-speed mode.



Subosc-speed mode

The maximum operating frequency during a flash read is 37.6832 kHz for ICLK. The operating voltage range during a flash read is 1.6 to 5.5 V. P/E operations for flash memory are prohibited.

Using the oscillators other than the sub-clock oscillator or low-speed on-chip oscillator is prohibited. Setting the SCKDIVCR register to a value other than 0x00000000 is also prohibited.

Figure 10.7 shows the operating voltages and frequencies in Subosc-speed mode.





10.6 Sleep Mode

10.6.1 Transitioning to Sleep Mode

When a WFI instruction is executed while SBYCR.SSBY bit is 0, the MCU enters Sleep mode. In this mode, the CPU stops operating but the contents of its internal registers are retained. Other peripheral functions do not stop. Available resets or interrupts in Sleep mode cause the MCU to cancel Sleep mode. All interrupt sources are available. If using an interrupt to cancel Sleep mode, you must set the associated IELSRn register before executing a WFI instruction. For details, see section 12, Interrupt Controller Unit (ICU).

Counting by IWDT stops when the MCU enters Sleep mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 1 (IWDT stops in Sleep mode, Software Standby mode, or Snooze mode).

Counting by IWDT continues when the MCU enters Sleep mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 0 (IWDT does not stop in Sleep mode, Software Standby mode, or Snooze mode).

Counting by WDT stops when the MCU enters Sleep mode while the WDT is in auto start mode and the OFS0.WDTSTPCTL bit is 1 (WDT stops in Sleep mode). Similarly, counting by WDT stops when the MCU enters Sleep mode while the WDT is in register start mode and the WDTCSTPR.SLCSTP bit is 1 (WDT stops in Sleep mode).

Counting by WDT continues when the MCU enters Sleep mode while the WDT is in auto start mode and the OFS0.WDTSTPCTL bit is 0 (WDT does not stop in Sleep mode). Similarly, counting by WDT continues when the MCU enters Sleep mode while the WDT is in register start mode and the WDTCSTPR.SLCSTP bit is 0 (WDT does not stop in Sleep mode).

10.6.2 Canceling Sleep Mode

Sleep mode is canceled by:

- An interrupt
- A RES pin reset
- A power-on reset
- A voltage monitor reset
- An SRAM parity error reset
- An SRAM ECC error reset
- A bus master MPU error reset
- A bus slave MPU error reset
- A reset caused by an IWDT or a WDT underflow

The operations are as follows:

- 1. Canceling by an interrupt When an interrupt request is generated, Sleep mode is canceled and the MCU starts the interrupt handling.
- Canceling by RES pin reset
 When the RES pin is driven low, the MCU enters the reset state. Be sure to keep the RES pin low for the time period
 specified in section 41, Electrical Characteristics. When the RES pin is driven high after the specified time period, the
 CPU starts the reset exception handling.
- 3. Canceling by IWDT reset
 - Sleep mode is canceled by an internal reset generated by an IWDT underflow and the MCU starts the reset exception handling. However, IWDT stops in Sleep mode and an internal reset for canceling Sleep mode is not generated in the following conditions:
 - OFS0.IWDTSTRT = 0 and OFS0.IWDTSTPCTL = 1.
- 4. Canceling by WDT reset

Sleep mode is canceled by an internal reset generated by a WDT underflow and the MCU starts the reset exception handling. However, WDT stops in Sleep mode even when counting in Normal mode and an internal reset for canceling Sleep mode is not generated in the following conditions:

• OFS0.WDTSTRT = 0 (auto start mode) and OFS0.WDTSTPCTL = 1



- OFS0.WDTSTRT = 1 (register start mode) and WDTCSTPR.SLCSTP = 1.
- Canceling by other resets available in Sleep mode
 Sleep mode is canceled by other resets and the MCU starts the reset exception handling.
- Note: For details on proper setting of the interrupts, see section 12, Interrupt Controller Unit (ICU).

10.7 Software Standby Mode

10.7.1 Transition to Software Standby Mode

When a WFI instruction is executed while SBYCR.SSBY bit is 1, the MCU enters Software Standby mode. In this mode, the CPU, most of the on-chip peripheral functions and oscillators stop. However, the contents of the CPU internal registers and SRAM data, the states of on-chip peripheral functions and the I/O ports are retained. Software Standby mode allows a significant reduction in power consumption because most of the oscillators stop in this mode. Table 10.2 shows the status of each on-chip peripheral functions. Available resets or interrupts in Software Standby mode cause the MCU to cancel Software Standby mode. See Table 10.3 for available interrupt sources and section 12.2.8. WUPEN : Wake Up Interrupt Enable Register for information on how to wake up the MCU from Software Standby mode. If using an interrupt to cancel Software Standby mode, you must set the associated IELSRn register before executing a WFI instruction. For details, see section 12, Interrupt Controller Unit (ICU).

Counting by IWDT stops when the MCU enters Software Standby mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 1 (IWDT stops in Sleep mode, Software Standby mode, and Snooze mode). Counting by IWDT continues if the MCU enters Software Standby mode while the IWDT is in auto start mode and the OFS0.IWDTSTPCTL bit is 0 (IWDT does not stop in Sleep mode, Software Standby mode, and Snooze mode).

WDT stops counting when the MCU enters Software Standby mode.

Do not enter Software Standby mode while OSTDCR.OSTDE = 1 (oscillation stop detection function is enabled). To enter Software Standby mode, execute a WFI instruction after disabling the oscillation stop detection function (OSTDCR.OSTDE = 0). If executing a WFI instruction while OSTDCR.OSTDE = 1, the MCU enters Sleep mode even when SBYCR.SSBY = 1. In addition, do not enter Software Standby mode while the flash memory performs a programming or erasing procedure. To enter Software Standby mode, execute a WFI instruction after the programming or erasing procedure completes.

Do not enter Software Standby mode while the MCU is in DCDC power mode. To enter Software Standby mode, transfer the MCU to the mode that powered by LDO.

10.7.2 Canceling Software Standby Mode

Software Standby mode is canceled by:

- An available interrupt shown in Table 10.3
- A RES pin reset
- A power-on reset
- A voltage monitor reset
- A reset caused by an IWDT underflow.

On exiting Software Standby mode, the oscillators that operate before the transition to the mode restart. After all the oscillators are stabilized, the MCU returns to Normal mode from Software Standby mode. See section 12.2.8. WUPEN : Wake Up Interrupt Enable Register for information on how to wake up the MCU from Software Standby mode.

You can cancel Software Standby mode in any of the following ways:

1. Canceling by an interrupt

When an available interrupt request (see Table 10.3) is generated, an oscillator that operates before the transition to Software Standby mode restarts. After all the oscillators are stabilized, the MCU returns to Normal mode from Software Standby mode and starts the interrupt handling.

2. Canceling by a RES pin reset

When the RES pin is driven low, the MCU enters the reset state, and the oscillators whose default status is operating, start the oscillation. Be sure to keep the RES pin low for the time period specified in section 41, Electrical Characteristics. When the RES pin is driven high after the specified time period, the CPU starts the reset exception handling.



- Canceling by a power-on reset Software Standby mode is canceled by a power-on reset and the MCU starts the reset exception handling.
- Canceling by a voltage monitor reset Software Standby mode is canceled by a voltage monitor reset from the voltage detection circuit and the MCU starts the reset exception handling.
- 5. Canceling by IWDT reset Software Standby mode is canceled by an internal reset generated by an IWDT underflow and the MCU starts the reset exception handling. However, IWDT stops in Software Standby mode and an internal reset for canceling Software Standby mode is not generated in the following condition:
 - OFS0.IWDTSTRT = 0 and OFS0.IWDTSTPCTL = 1.

10.7.3 Example of Software Standby Mode Application

Figure 10.8 shows an example of entry to Software Standby mode on detection of a falling edge of the IRQn pin, and exit from Software Standby mode by a rising edge of the IRQn pin.

In this example, an IRQn pin interrupt is accepted with the IRQCRi.IRQMD[1:0] bits of the ICU set to 00b (falling edge) in Normal mode, and the IRQCRi.IRQMD[1:0] bits are set to 01b (rising edge). After that, the SBYCR.SSBY bit is set to 1 and a WFI instruction is executed. As a result, entry to Software Standby mode completes and exit from Software Standby mode is initiated by a rising edge of the IRQn pin.

Setting the ICU is also required to exit Software Standby mode. For details, see section 12, Interrupt Controller Unit (ICU). The oscillation stabilization time in Figure 10.8 is specified in section 41, Electrical Characteristics.



Figure 10.8 Example of Software Standby mode application

10.8 Snooze Mode

10.8.1 Transition to Snooze Mode

Figure 10.9 shows snooze mode entry configuration. When the snooze control circuit receives a snooze request in Software Standby mode, the MCU transfers to Snooze mode. In this mode, some peripheral modules operate without waking up the



CPU. Table 10.2 shows the peripheral modules that can operate in Snooze mode. Also, DTC operation in Snooze mode can be selected by setting the SNZCR.SNZDTCEN bit.



Figure 10.9 Snooze mode entry configuration

Table 10.6 shows the snooze requests to switch the MCU from Software Standby mode to Snooze mode. To use the listed snooze requests as a trigger to switch to Snooze mode, you must set the associated SNZREQENn bit of the SNZREQCR0 register or RXDREQEN bit of the SNZCR register before entering Software Standby mode.

Note: Do not enable multiple snooze requests at the same time.

Table 10.6	Available snooze requests to switch to Snooze mode

	Control Register	
Snooze request	Register	Bit
PORT_IRQn (n = 0 to 7)	SNZREQCR0	SNZREQENn (n = 0 to 7)
KEY_INTKR	SNZREQCR0	SNZREQEN17
ACMP_LP0	SNZREQCR0	SNZREQEN23
RTC_ALM	SNZREQCR0	SNZREQEN24
RTC_PRD	SNZREQCR0	SNZREQEN25
AGT1_AGTI	SNZREQCR0	SNZREQEN28
AGT1_AGTCMAI	SNZREQCR0	SNZREQEN29
AGT1_AGTCMBI	SNZREQCR0	SNZREQEN30
RXD0 falling edge	SNZCR	RXDREQEN ^{*1}

Note 1. RXDREQEN bit must not be set to 1 unless in asynchronous mode.

Clear the DTCST.DTCST bit to 0 before executing a WFI instruction except when using DTC in Snooze mode. If DTC is required in Snooze mode, set the DTCST.DTCST bit to 1 before executing a WFI instruction.

10.8.2 Canceling Snooze Mode

Snooze mode is canceled by an interrupt request that is available in Software Standby mode or a reset. Table 10.3 shows the requests that can be used to exit each mode. After canceling the Snooze mode, the MCU enters Normal mode and proceeds with exception processing for the given interrupt or reset. The action triggered by the interrupt requests, selected in SELSR0, cancels Snooze mode. Interrupt canceling Snooze mode must be selected in IELSRn to link to the NVIC for the corresponding interrupt handling. See section 12, Interrupt Controller Unit (ICU) for information on SELSR0 and IELSRn registers.





Figure 10.10 Canceling of Snooze mode when an interrupt request signal is generated

10.8.3 Returning from Snooze Mode to Software Standby Mode

Table 10.7 shows the snooze end request that can be used as triggers to return to Software Standby mode. The snooze end requests are available only in Snooze mode. If the requests are generated when the MCU is not in Snooze mode, they are ignored. When multiple requests are selected, each of the requests invokes transition to Software Standby mode from Snooze mode.

Table 10.8 shows the snooze end conditions that consist of the snooze end requests and the conditions of the peripheral modules. The CTSU, SCI0, ADC12, and DTC modules can keep the MCU in Snooze mode until they complete the operation. However, an AGTn (n = 1) underflow as a trigger to return to Software Standby mode cancels Snooze mode without waiting for the completion of SCI0 operation.

Figure 10.11 shows the timing diagram for the transition from Snooze mode to Software Standby mode. This mode transition occurs according to which snooze end requests are set in the SNZEDCR0 register. A snooze request is cleared automatically after returning to Software Standby mode.

Peripheral	Perinheral		Enable/Disable Control		
Module	Snooze end request	Register	Symbol		
AGT1	AGT1 underflow (AGT1_AGTI)	SNZEDCR0	AGTUNFED		
DTC	Last DTC transmission completion (DTC_COMPLETE)	SNZEDCR0	DTCZRED		
DTC	Not Last DTC Transmission Completion (DTC_TRANSFER)	SNZEDCR0	DTCNZRED		
ADC120	Window A/B compare match (ADC120_WCMPM)	SNZEDCR0	AD0MATED		
ADC120	Window A/B compare mismatch (ADC120_WCMPUM)	SNZEDCR0	AD0UMTED		
SCI0	SCI0 address mismatch (SCI0_DCUF)	SNZEDCR0	SCI0UMTED		

Table 10.7	Available snooze end requests	(triggers to return to	Software Standby mode)
------------	-------------------------------	------------------------	------------------------



Table 10.8	Snooze end conditions	
Operating m	odule when a snooze end	

Operating module when a snooze end request occurs	Snooze end request			
DTC	The MCU transfers to the Software Standby mode after all of the modules listed in this table			
ADC120	complete operation.			
SCI0 or AGT1 underflow				
Other than specified	The MCU transfers to the Software Standby mode immediately after a snooze end request is generated.			

Note: If the DTC is used to activate the ADC120, CTSU, or SCI0, the MCU transitions to Software Standby mode after a snooze end request is generated.



Figure 10.11 Canceling of Snooze mode when an interrupt request signal is not generated

10.8.4 Snooze Operation Example

Figure 10.12 shows an example setting for using ELC in Snooze mode.





Figure 10.12 Setting example of using ELC in Snooze mode



The MCU can transmit and receive data in SCI0 asynchronous mode without CPU intervention. When using the SCI0 in Snooze mode, use one of the following operating modes:

- High-speed mode
- Middle-speed mode
- Low-speed mode.

Do not use Subosc-speed mode. Table 10.9 shows the maximum transfer rate of SCI0 in Snooze mode. When using the SCI0 in Snooze mode, use the following settings :

- BGDM = 0
- ABCS = 0
- ABCSE = 0.

See section 25, Serial Communications Interface (SCI) for information on these bits.

High-speed mode, Middle-speed mode, Low-speed mode

Table 10.9 HOCO: ± 1 % (Unit: bps)

HOCO frequency			
24 MHz	32 MHz	48 MHz	64 MHz
76800 ^{*1}	76800 ^{*5}	—	—
76800 ^{*2}	76800 ^{*6}	76800 ^{*8}	76800 ^{*12}
76800 ^{*3}	76800 ^{*7}	76800 ^{*9}	76800 ^{*13}
76800 ^{*4}	62500	76800 ^{*10}	76800 ^{*14}
46875	62500	76800 ^{*11}	62500
23437	31250	46875	62500
11718	15625	23437	31250
MR.BRME = 1, SCI0.BR MR.BRME = 1, SCI0.BR	R = 0x06, SCI0.MDDR R = 0x03, SCI0.MDDR R = 0x01, SCI0.MDDR R = 0x00, SCI0.MDDR R = 0x08, SCI0.MDDR R = 0x04, SCI0.MDDR R = 0x02, SCI0.MDDR R = 0x03, SCI0.MDDR R = 0x01, SCI0.MDDR R = 0x08, SCI0.MDDR R = 0x08, SCI0.MDDR R = 0x04, SCI0.MDDR	 0xB8 must be used fo 0xD2 must be used fo 0xD2 must be used fo 0xD2 must be used fo 0xB1 must be used fo 0xC5 must be used fo 0xEC must be used fo 0xB8 must be used fo 0xD2 must be used fo 	r 76800 bps. or 76800 bps.
	24 MHz 76800*1 76800*2 76800*3 76800*4 46875 23437 11718 MR.BRME = 1, SCI0.BR MR.BRME = 1, SCI0.BR	24 MHz 32 MHz 76800*1 76800*5 76800*2 76800*6 76800*3 76800*7 76800*4 62500 46875 62500 23437 31250 11718 15625 MR.BRME = 1, SCI0.BRR = 0x06, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x01, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x08, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x08, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR MR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR <td>24 MHz 32 MHz 48 MHz 76800*1 76800*5 76800*2 76800*6 76800*8 76800*3 76800*7 76800*9 76800*4 62500 76800*10 46875 62500 76800*11 23437 31250 46875 11718 15625 23437 AR.BRME = 1, SCI0.BRR = 0x06, SCI0.MDDR = 0xB8 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x00, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x00, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x20 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x20 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SC</td>	24 MHz 32 MHz 48 MHz 76800*1 76800*5 76800*2 76800*6 76800*8 76800*3 76800*7 76800*9 76800*4 62500 76800*10 46875 62500 76800*11 23437 31250 46875 11718 15625 23437 AR.BRME = 1, SCI0.BRR = 0x06, SCI0.MDDR = 0xB8 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x00, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x00, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0xD2 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x20 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x20 must be used for AR.BRME = 1, SCI0.BRR = 0x03, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x22 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SCI0.BRR = 0x04, SCI0.MDDR = 0x25 must be used for AR.BRME = 1, SC

Figure 10.13 shows a setting example for using SCI0 in Snooze mode entry.





Figure 10.13 Setting example of using SCI0 in Snooze mode entry



10.9 Usage Notes

10.9.1 Register Access

(1) Do not write to registers listed in this section in any of the following conditions:

[Registers]

• All registers with a peripheral name of SYSTEM.

[Conditions]

- OPCCR.OPCMTSF = 1 or SOPCCR.SOPCMTSF = 1 (during transition of the operating power control mode)
- During the time period from executing a WFI instruction to returning to Normal mode
- Flash P/E mode, data flash P/E mode

(2) Valid setting for the clock-related registers

Table 10.10 and Table 10.11 show the valid settings for the clock-related registers in each operating power control mode. Do not write any value other than the valid setting, otherwise it is ignored. Additionally, each register has some prohibited settings under certain conditions other than those related to the operating power control modes. See section 16, Event Link Controller (ELC) for these other conditions of each register.

Table 10.10 Valid settings for the clock-related registers (1)

	Valid settings						
Mode	SCKSCR. CKSEL[2:0] CKOCR. CKOSEL[2:0]	SCKDIVCR. ICK[2:0]	HOCOCR. HCSTP	MOCOCR. MCSTP	LOCOCR. LCSTP	MOSCCR. MOSTP	SOSCCR. SOSTP
High-speed Middle-speed Low-speed	000b (HOCO) 001b (MOCO) 010b (LOCO) 011b (MOSC) 100b (SOSC)	000b (1/1) 001b (1/2) 010b (1/4) 011b (1/8) 100b (1/16) 101b (1/32) 110b (1/64)	0 (operating) 1 (stopped)				
Subosc-speed	010b (LOCO) 100b (SOSC)	000b (1/1)	1 (stopped)	1 (stopped)	0 (operating) 1 (stopped)	1 (stopped)	0 (operating) 1 (stopped)

Table 10.11 Valid settings for the clock-related registers (2)

	Valid settings			
Operating oscillator	SOPCCR.SOPCM	OPCCR.OPCM[1:0]		
High-speed on-chip oscillator	0	00b, 01b, 11b		
Middle-speed on-chip oscillator				
Main clock oscillator				
Low-speed on-chip oscillator	0, 1	00b, 01b, 11b		
Sub-clock oscillator				
IWDT-dedicated on-chip oscillator				

(3) Do not write to registers listed in this section for the following condition:

[Registers]

• SCKSCR, OPCCR.

[Condition]

• SOPCCR.SOPCM = 1 (Subosc-speed mode).


(4) Do not write to registers listed in this section by DTC:

[Registers]

- MSTPCRA, MSTPCRB, MSTPCRC, MSTPCRD.
- (5) Do not write to registers listed in this section in Snooze mode. They must be set before entering Software Standby mode:

[Registers]

- SNZCR, SNZEDCR0, SNZREQCR0.
- (6) Write access to registers listed in this section is invalid when PRCR.PRC1 bit is 0:

[Registers]

• SBYCR, SNZCR, SNZEDCR0, SNZREQCR0, PSMCR, OPCCR, SOPCCR, DCDCCTL, VCCSEL.

10.9.2 I/O Port pin states

The I/O port pin states in Software Standby mode and Snooze mode, unless modifying in Snooze mode, are the same before entering the modes. Therefore, power consumption is not reduced while the output signals are held high.

10.9.3 Module-Stop State of DTC

Before writing 1 to MSTPCRA.MSTPA22, clear the DTCST.DTCST bit of the DTC to 0. For details, see section 15, Data Transfer Controller (DTC).

10.9.4 Internal Interrupt Sources

Interrupts do not operate in the module-stop state. If setting the module-stop bit while an interrupt request is generated, a CPU interrupt source or a DTC startup source cannot be cleared. Always disable the associated interrupts before setting the module-stop bits.

10.9.5 Transitioning to Low Power Modes

Because the MCU does not support wakeup by events, do not enter the low power modes such as Sleep mode, Software Standby mode by executing a WFE instruction. Also, do not set the SLEEPDEEP bit of the System Control Register in the Cortex-M23 core because the MCU does not support low power modes by SLEEPDEEP.

10.9.6 Timing of WFI Instruction

It is possible for the WFI instruction to be executed before I/O register write is completed, in which case operation might not be as intended. This can happen if the WFI is placed immediately after a write to an I/O register. To avoid this problem, read back the register that was written to confirm that the write completed.

10.9.7 Writing to the WDT/IWDT Registers by DTC in Sleep Mode or Snooze Mode

Do not write to the WDT or IWDT registers by the DTC while WDT or IWDT is stopped after entering Sleep mode or Snooze mode.

10.9.8 Oscillators in Snooze Mode

Oscillators that stop on entering Software Standby mode automatically restart when a trigger for switching to Snooze mode is generated. The MCU does not enter Snooze mode until all the oscillators stabilize. If in Snooze mode, you must disable oscillators that are not required in Snooze mode before entering Software Standby mode. Otherwise, the transition from Software Standby mode to Snooze mode takes longer.

10.9.9 Snooze Mode Entry by RXD0 Falling Edge

When the SNZCR.RXDREQEN bit is 1, the falling edge of RXD0 pin is used to switch MCU from Software Standby mode to Snooze mode when using UART of SCI0 in Snooze mode. In this case an interrupt such as SCI0_ERI, SCI0_RXI or an address mismatch event is used as the source for canceling Snooze mode. However noise on the RXD0 pin might cause the



MCU to transfer from Software Standby mode to Snooze mode unexpectedly. In this case if the MCU does not receive RXD0 data after the noise, an interrupt such as SCI0_ERI or SCI0_RXI, or an address mismatch event is not generated and the MCU stays in Snooze mode. This can be avoided by using AGTn (n = 1) underflow interrupt to return to Software Standby mode or Normal mode unless otherwise UART receive data is completed before AGTn (n = 1) underflow. However, do not use the AGTn (n = 1) underflow as a source to return to Software Standby mode during an UART communication. This causes the UART to stop the operation in a half-finished state.

10.9.10 Using UART of SCI0 in Snooze Mode

When using UART in Snooze mode, ensure that the snooze request (RXD0 falling edge) does not conflict with the wakeup requests set by the WUPEN register, otherwise UART cannot be guaranteed.

When using UART in Snooze mode, the following conditions must be satisfied:

- The clock source must be HOCO
- MOCO, and the main clock oscillator must be stopped before entering Software Standby mode
- The RXD0 pin must be kept high before entering Software Standby mode
- A transition to Software Standby mode must not occur during an SCI0 communication
- The MSTPCRC.MSTPC0 bit must be 1 before entering Software Standby mode.

10.9.11 Conditions of A/D Conversion Start in Snooze Mode

ADC120 can only be triggered by the ELC in Snooze mode. Do not use software trigger or ADTRGn (n = 0) pin.

10.9.12 Conditions of CTSU in Snooze Mode

The CTSU can only be started by the ELC in Snooze mode.

10.9.13 ELC Events in Snooze Mode

This section lists available ELC events in Snooze mode. Do not use any other events. If starting peripheral modules for the first time after entering Snooze mode, the Event Link Setting Register (ELSRn) must set a Snooze mode entry event (SYSTEM_SNZREQ) as the trigger.

- Snooze mode entry (SYSTEM_SNZREQ)
- DTC transfer end (DTC_DTCEND)
- ADC120 window A/B compare match (ADC120_WCMPM)
- ADC120 window A/B compare mismatch (ADC120_WCMPUM)
- Data operation circuit interrupt (DOC_DOPCI).

10.9.14 Module-Stop Function for ADC120

When entering Software Standby mode, it is recommended that you set the ADC120 module-stop state to reduce power consumption. In this case, the ADC120 can be available in Snooze mode by releasing the ADC120 module-stop using the DTC. Similarly, set the module-stop state using the DTC before returning to Software Standby mode from Snooze mode.

10.9.15 Module-Stop Function for an Unused Circuit

A circuit that is not used in user mode might not be reset, and might operate in an unstable state because the clocks are not supplied during an MCU reset. In this case, when the MCU transitions to Low-speed mode or Software Standby mode, the supply current can be increased to a value greater than that stated in this User's Manual, by up to 600μ A. So, initialize the unused circuit as shown in Figure 10.14.





Figure 10.14 Example of initial setting flow for an unused circuit



11. Register Write Protection

11.1 Overview

The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR).

Table 11.1 lists the association between the bits in the PRCR register and the registers to be protected.

 Table 11.1
 Association between the bits in the PRCR register and registers to be protected

PRCR bit	Register to be protected
PRC0	 Registers related to the clock generation circuit: SCKDIVCR, SCKSCR, MEMWAIT, MOSCCR, HOCOCR, MOCOCR, CKOCR, OSTDCR, OSTDSR, MOCOUTCR, HOCOUTCR, MOSCWTCR, MOMCR, SOSCCR, SOMCR, LOCOCR, LOCOUTCR, SOMRG, LPOPT
PRC1	Registers related to the low power modes: SBYCR, SNZCR, SNZEDCR0, SNZREQCR0, OPCCR, SOPCCR, SYOCDCR, PSMCR, DCDCCTL, VCCSEL
PRC3	Registers related to the LVD: LVD1CR1, LVD1SR, LVD2CR1, LVD2SR, LVCMPCR, LVDLVLR, LVD1CR0, LVD2CR0

11.2 Register Descriptions

11.2.1 PRCR : Protect Register

Base address: SYSC = 0x4001_E000

Offset address: 0x3FE

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				PRKE	Y[7:0]				-	_	_	_	PRC3	—	PRC1	PRC0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	PRC0	Enable writing to the registers related to the clock generation circuit	R/W
		0: Disable writes 1: Enable writes	
1	PRC1	Enable writing to the registers related to the low power modes	R/W
		0: Disable writes 1: Enable writes	
2	—	This bit is read as 0. The write value should be 0.	R/W
3	PRC3	Enable writing to the registers related to the LVD	R/W
		0: Disable writes 1: Enable writes	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
15:8	PRKEY[7:0]	PRC Key Code These bits control the write access to the PRCR register. To modify the PRCR register, write 0xA5 to the upper 8 bits and the target value to the lower 8 bits as a 16-bit unit.	W

PRCn bits (Protect bit n) (n = 0, 1, 3)

The PRCn bits enable or disable writing to the protected registers listed in Table 11.1. Setting the PRCn bits to 1 or 0 enables or disables writing, respectively.



12. Interrupt Controller Unit (ICU)

12.1 Overview

The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.

Table 12.1 lists the ICU specifications, Figure 12.1 shows a block diagram, and Table 12.2 lists the I/O pins.

Table 12.1 ICU specifications	Table 12.1	ICU specifications
-------------------------------	------------	--------------------

Parameter		Description							
Maskable interrupts	Peripheral function interrupts	 Interrupts from peripheral modules Number of sources: 154 							
	External pin interrupts	 Interrupt detection on low level^{*4}, falling edge, rising edge, rising and falling edges. One of these detection methods can be set for each source Digital filter function supported 8 sources, with interrupts from IRQi (i = 0 to 7) pins. 							
	Interrupt requests to CPU (NVIC)	 32 interrupt requests are output to NVIC. Maskable interrupt sources are classified into 8 groups, and one source can be selected individually from 31 sources that are classified into groups. 							
	DTC control	 The DTC can be activated using interrupt sources^{*1} The method for selecting an interrupt source is the same as that of the interrupt request to NVIC. 							
Non- maskable interrupts ^{*2}	NMI pin interrupt	 Interrupt from the NMI pin Interrupt detection on falling edge or rising edge Digital filter function supported 							
	WDT underflow/refresh error ^{*3}	Interrupt on an underflow of the down-counter or occurrence of a refresh error							
	IWDT underflow/refresh error ^{*3}	Interrupt on an underflow of the down-counter or occurrence of a refresh error							
	Low voltage detection 1 ^{*3}	Voltage monitor 1 interrupt of the voltage monitor 1 circuit (LVD_LVD1)							
	Low voltage detection 2 ^{*3}	Voltage monitor 2 interrupt of the voltage monitor 2 circuit (LVD_LVD2)							
	RPEST	Interrupt on SRAM parity error							
	RECCST	Interrupt on SRAM ECC error							
	CPU stack pointer monitor error	Interrupt on CPU stack pointer monitor							
	Oscillation stop detection interrupt ^{*3}	Interrupt on detecting that the main oscillation has stopped							
	Bus slave MPU error	Interrupt on bus slave MPU error							
	Bus master MPU error	Interrupt on bus master MPU error							
Low power modes		 Sleep mode: return is initiated by non-maskable interrupts or any other interrupt source Software Standby mode: return is initiated by non-maskable interrupts. Interrupt can be selected in the WUPEN register. Snooze mode: return is initiated by non-maskable interrupts. Interrupt can be selected in the SELSR0 and WUPEN registers. See section 12.2.7. SELSR0 : SYS Event Link Setting Register and section 12.2.8. WUPEN : Wake Up Interrupt Enable Register. 							

Note 1. For the DTC activation sources, see Table 12.4.

Note 2. Non-maskable interrupts can be enabled only once after a reset release.

Note 3. These non-maskable interrupts can also be used as maskable interrupts. When used as maskable interrupts, do not change the value of the NMIER register from the reset state. To enable voltage monitor 1 and voltage monitor 2 interrupts, set the LVD1CR1.IRQSEL and LVD2CR1.IRQSEL bits to 1.

Note 4. Low level: interrupt detection is not canceled if you do not clear it after a detection.

Figure 12.1 shows the ICU block diagram.





Figure 12.1 ICU block diagram

Table 12.2 lists the ICU input/output pins.

Table 12.2 ICU I/O pins

Pin name	I/O	Description
NMI	Input	Non-maskable interrupt request pin
IRQi (i = 0 to 7)	Input	External interrupt request pins

12.2 Register Descriptions

This chapter does not describe the Arm[®] NVIC internal registers. For information about these registers, see ARM[®] Cortex[®]-M23 Processor Technical Reference Manual (ARM DDI 0550C).

12.2.1 IRQCRi : IRQ Control Register i (i = 0 to 7)



Bit	Symbol	Function	R/W
1:0	IRQMD[1:0]	IRQi Detection Sense Select	R/W
		 0 0: Falling edge 0 1: Rising edge 1 0: Rising and falling edges 1 1: Low level 	



Bit	Symbol	Function	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
5:4	FCLKSEL[1:0]	IRQi Digital Filter Sampling Clock Select	R/W
		0 0: PCLKB 0 1: PCLKB/8 1 0: PCLKB/32 1 1: PCLKB/64	
6	—	This bit is read as 0. The write value should be 0.	R/W
7	FLTEN	IRQi Digital Filter Enable 0: Digital filter is disabled 1: Digital filter is enabled.	R/W

IRQCRi register changes must satisfy the following conditions:

- For a CPU interrupt or DTC trigger: Change the IRQCRi register value before setting the target IELSRn register (n = 0 to 31). The register value should be changed only when the value of the target IELSRn register is 0x0000.
- For a wakeup enable signal: Change the IRQCRi register setting before setting the target WUPEN.IRQWUPEN[n] (n = 0 to 7). The register value should be changed when the target WUPEN.IRQWUPEN[n] is 0.

IRQMD[1:0] bits (IRQi Detection Sense Select)

The IRQMD[1:0] bits set the detection sensing method for the IRQi external pin interrupt sources. For setting method when using external pin interrupt, see section 12.5.6. External Pin Interrupts.

FCLKSEL[1:0] bits (IRQi Digital Filter Sampling Clock Select)

The FCLKSEL[1:0] bits select the digital filter sampling clock for the IRQi external pin interrupt request pins, selectable to:

- PCLKB (every cycle)
- PCLKB/8 (once every 8 cycles)
- PCLKB/32 (once every 32 cycles)
- PCLKB/64 (once every 64 cycles)

For details of the digital filter, see section 12.5.5. Digital Filter.

FLTEN bit (IRQi Digital Filter Enable)

The FLTEN bit enables the digital filter used for the IRQi external pin interrupt sources. The digital filter is enabled when the IRQCRi.FLTEN bit is 0. The IRQi pin level is sampled at the clock cycle specified in the IRQCRi.FCLKSEL[1:0] bits. When the sampled level matches three times, the output level from the digital filter changes. For details of the digital filter, see section 12.5.5. Digital Filter.

12.2.2 NMISR : Non-Maskable Interrupt Status Register

Base address:	ICU = 0	x4000_6	000													
Offset address:	0x140															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	SPES T	BUSM ST	BUSS ST	RECC ST	RPES T	NMIST	OSTS T		_	LVD2S T	LVD1S T	WDTS T	IWDT ST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	IWDTST	IWDT Underflow/Refresh Error Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	



Bit	Symbol	Function	R/W
1	WDTST	WDT Underflow/Refresh Error Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
2	LVD1ST	Voltage Monitor 1 Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
3	LVD2ST	Voltage Monitor 2 Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
5:4	—	These bits are read as 0.	R
6	OSTST	Main Clock Oscillation Stop Detection Interrupt Status Flag	R
		0: Interrupt not requested for main clock oscillation stop1: Interrupt requested for main clock oscillation stop	
7	NMIST	NMI Pin Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
8	RPEST	SRAM Parity Error Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
9	RECCST	SRAM ECC Error Interrupt Status Flag	R
		0: Interrupt not requested	
10	DUCCCT	1: Interrupt requested	P
10	603331		ĸ
		1: Interrupt requested.	
11	BUSMST	Bus Master MPU Error Interrupt Status Flag	R
		0: Interrupt not requested 1: Interrupt requested	
12	SPEST	CPU Stack Pointer Monitor Interrupt Status Flag	R
		0: Interrupt not requested	
		1: Interrupt requested	
13	-	This bit is read as 0.	R
15:14		These bits are read as 0.	R

The NMISR register monitors the status of non-maskable interrupt sources. Writes to the NMISR register are ignored. The setting in the Non-Maskable Interrupt Enable Register (NMIER) does not affect the status flags in this register. Before the end of the non-maskable interrupt handler, check that all of the bits in this register are set to 0 to confirm that no other NMI requests are generated during handler processing.

IWDTST flag (IWDT Underflow/Refresh Error Interrupt Status Flag)

The IWDTST flag indicates an IWDT underflow/refresh error interrupt request. It is read-only and cleared by the NMICLR.IWDTCLR bit.

[Setting condition]

When the IWDT underflow/refresh error interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.IWDTCLR bit.

WDTST flag (WDT Underflow/Refresh Error Interrupt Status Flag)

The WDTST flag indicates a WDT underflow/refresh error interrupt request. It is read-only and cleared by the NMICLR.WDTCLR bit.

[Setting condition]

When the WDT underflow/refresh error interrupt is generated.

[Clearing condition]



When 1 is written to the NMICLR.WDTCLR bit.

LVD1ST flag (Voltage Monitor 1 Interrupt Status Flag)

The LVD1ST flag indicates a request for voltage monitor 1 interrupt. It is read-only and cleared by the NMICLR.LVD1CLR bit.

[Setting condition]

When the voltage monitor 1 interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.LVD1CLR bit.

LVD2ST flag (Voltage Monitor 2 Interrupt Status Flag)

The LVD2ST flag indicates a request for voltage monitor 2 interrupt. It is read-only and cleared by the NMICLR.LVD2CLR bit.

[Setting condition]

When the voltage monitor 2 interrupt is generated and this interrupt source is enabled.

[Clearing condition]

When 1 is written to the NMICLR.LVD2CLR bit.

OSTST flag (Main Clock Oscillation Stop Detection Interrupt Status Flag)

The OSTST flag indicates a main clock oscillation stop detection interrupt request. It is read-only and cleared by the NMICLR.OSTCLR bit.

[Setting condition]

When the main clock oscillation stop detection interrupt is generated.

[Clearing condition]

When 1 is written to the NMICLR.OSTCLR bit.

NMIST flag (NMI Pin Interrupt Status Flag)

The NMIST flag indicates an NMI pin interrupt request. It is read-only and cleared by the NMICLR.NMICLR bit.

[Setting condition]

When an edge specified by the NMICR.NMIMD bit is input to the NMI pin.

[Clearing condition]

When 1 is written to the NMICLR.NMICLR bit.

RPEST flag (SRAM Parity Error Interrupt Status Flag)

The RPEST flag indicates an SRAM parity error interrupt request.

[Setting condition]

When an interrupt is generated in response to an SRAM parity error.

[Clearing condition]

When 1 is written to the NMICLR.RPECLR bit.

RECCST flag (SRAM ECC Error Interrupt Status Flag)

The RECCST flag indicates an SRAM ECC error interrupt request.

[Setting condition]

When an interrupt is generated in response to an SRAM ECC error.

[Clearing condition]

When 1 is written to the NMICLR.RECCCLR bit.



BUSSST flag (Bus Slave MPU Error Interrupt Status Flag)

The BUSSST flag indicates a bus slave error interrupt request.

[Setting condition]

When an interrupt is generated in response to a bus slave error.

[Clearing condition]

When 1 is written to the NMICLR.BUSSCLR bit.

BUSMST flag (Bus Master MPU Error Interrupt Status Flag)

The BUSMST flag indicates a bus master error interrupt request.

[Setting condition]

When an interrupt is generated in response to a bus master error.

[Clearing condition]

When 1 is written to the NMICLR.BUSMCLR bit.

SPEST flag (CPU Stack Pointer Monitor Interrupt Status Flag)

The SPEST flag indicates a CPU stack pointer monitor interrupt request.

[Setting condition]

When an interrupt is generated in response to a CPU stack pointer monitor error.

[Clearing condition]

When 1 is written to the NMICLR.SPECLR bit.

12.2.3 NMIER : Non-Maskable Interrupt Enable Register

Base address: ICU = 0x4000_6000 Offset address: 0x120

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	SPEE N	BUSM EN	BUSS EN	RECC EN	RPEE N	NMIE N	OSTE N	_	—	LVD2E N	LVD1E N	WDTE N	IWDT EN
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	IWDTEN	IWDT Underflow/Refresh Error Interrupt Enable	R/W*1 *2
		0: Disabled	
		1: Enabled.	
1	WDTEN	WDT Underflow/Refresh Error Interrupt Enable	R/W ^{*1 *2}
		0: Disabled	
		1: Enabled	
2	LVD1EN	Voltage monitor 1 Interrupt Enable	R/W ^{*1 *2}
		0: Disabled	
		1: Enabled	
3	LVD2EN	Voltage monitor 2 Interrupt Enable	R/W ^{*1 *2}
		0: Disabled	
		1: Enabled	
5:4	—	These bits are read as 0. The write value should be 0.	R/W
6	OSTEN	Main Clock Oscillation Stop Detection Interrupt Enable	R/W ^{*1 *2}
		0: Disabled	
		1: Enabled	
7	NMIEN	NMI Pin Interrupt Enable	R/W ^{*1}
		0: Disabled	
		1: Enabled	



Bit	Symbol	Function	R/W
8	RPEEN	SRAM Parity Error Interrupt Enable 0: Disabled 1: Enabled	R/W ^{*1}
9	RECCEN	SRAM ECC Error Interrupt Enable 0: Disabled 1: Enabled	R/W*1
10	BUSSEN	Bus Slave MPU Error Interrupt Enable 0: Disabled 1: Enabled	R/W ^{*1}
11	BUSMEN	Bus Master MPU Error Interrupt Enable 0: Disabled 1: Enabled	R/W*1
12	SPEEN	CPU Stack Pointer Monitor Interrupt Enable 0: Disabled 1: Enabled	R/W*1
13	—	This bit is read as 0. The write value should be 0.	R/W
15:14	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. You can write 1 to this bit only once after reset. Subsequent write accesses are invalid. Writing 0 to this bit is invalid.

Note 2. Do not write 1 to this bit when the source is used as an event signal.

IWDTEN bit (IWDT Underflow/Refresh Error Interrupt Enable)

The IWDTEN bit enables IWDT underflow/refresh error interrupt as an NMI trigger.

WDTEN bit (WDT Underflow/Refresh Error Interrupt Enable)

The WDTEN bit enables WDT underflow/refresh error interrupt as an NMI trigger.

LVD1EN bit (Voltage monitor 1 Interrupt Enable)

The LVD1EN bit enables voltage monitor 1 interrupt as an NMI trigger.

LVD2EN bit (Voltage monitor 2 Interrupt Enable)

The LVD2EN bit enables voltage monitor 2 interrupt as an NMI trigger.

OSTEN bit (Main Clock Oscillation Stop Detection Interrupt Enable)

The OSTEN bit enables main clock oscillation stop detection interrupt as an NMI trigger.

NMIEN bit (NMI Pin Interrupt Enable)

The NMIEN bit enables NMI pin interrupt as an NMI trigger.

RPEEN bit (SRAM Parity Error Interrupt Enable)

The RPEEN bit enables SRAM parity error interrupt as an NMI trigger.

RECCEN bit (SRAM ECC Error Interrupt Enable)

The RECCEN bit enables SRAM ECC error interrupt as an NMI trigger.

BUSSEN bit (Bus Slave MPU Error Interrupt Enable)

The BUSSEN bit enables bus slave error interrupt as an NMI trigger.

BUSMEN bit (Bus Master MPU Error Interrupt Enable)

The BUSMEN bit enables bus master error interrupt as an NMI trigger.

SPEEN bit (CPU Stack Pointer Monitor Interrupt Enable)

The SPEEN bit enables CPU stack pointer monitor interrupt as an NMI trigger.



12.2.4 NMICLR : Non-Maskable Interrupt Status Clear Register

Base address: ICU = 0x4000_6000

Offset address: 0x130

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	SPEC LR	BUSM CLR	BUSS CLR	RECC CLR	RPEC LR	NMICL R	OSTC LR	_	_	LVD2C LR	LVD1C LR	WDTC LR	IWDT CLR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	IWDTCLR	IWDT Underflow/Refresh Error Interrupt Status Flag Clear	R/W*1
		0: No effect 1: Clear the NMISR.IWDTST flag	
1	WDTCLR	WDT Underflow/Refresh Error Interrupt Status Flag Clear	R/W ^{*1}
		0: No effect	
2		1: Clear the NMISR.WD151 flag	D/\/*1
2		0. No effect	
		1: Clear the NMISR.LVD1ST flag	
3	LVD2CLR	Voltage Monitor 2 Interrupt Status Flag Clear	R/W*1
		0: No effect	
5.4		1: Clear the NIMISR.LVD2S1 Hag.	
0.4			1.7.00
6	OSTCLR	Oscillation Stop Detection Interrupt Status Flag Clear	R/W ¹
		1: Clear the NMISR.OSTST flag	
7	NMICLR	NMI Pin Interrupt Status Flag Clear	R/W*1
		0: No effect	
		1: Clear the NMISR.NMIST flag	
8	RPECLR	SRAM Parity Error Interrupt Status Flag Clear	R/W ^{*1}
		0: No effect 1: Clear the NMISR RPEST flag	
9	RECCCLR	SRAM ECC Error Interrupt Status Flag Clear	R/W ^{*1}
		0: No effect	
		1: Clear the NMISR.RECCST flag	
10	BUSSCLR	Bus Slave MPU Error Interrupt Status Flag Clear	R/W*1
		0: No effect 1: Clear the NMISR.BUSSST flag	
11	BUSMCLR	Bus Master MPU Error Interrupt Status Flag Clear	R/W*1
		0: No effect	
		1: Clear the NMISR.BUSMST flag	
12	SPECLR	CPU Stack Pointer Monitor Interrupt Status Flag Clear	R/W ^{*1}
		U: No effect 1: Clear the NMISR.SPEST flag	
13	_	This bit is read as 0. The write value should be 0.	R/W
15:14	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only write 1 to this bit.

IWDTCLR bit (IWDT Underflow/Refresh Error Interrupt Status Flag Clear)

Writing 1 to the IWDTCLR bit clears the NMISR.IWDTST flag. This bit is read as 0.

WDTCLR bit (WDT Underflow/Refresh Error Interrupt Status Flag Clear)

Writing 1 to the WDTCLR bit clears the NMISR.WDTST flag. This bit is read as 0.



LVD1CLR bit (Voltage Monitor 1 Interrupt Status Flag Clear)

Writing 1 to the LVD1CLR bit clears the NMISR.LVD1ST flag. This bit is read as 0.

LVD2CLR bit (Voltage Monitor 2 Interrupt Status Flag Clear)

Writing 1 to the LVD2CLR bit clears the NMISR.LVD2ST flag. This bit is read as 0.

OSTCLR bit (Oscillation Stop Detection Interrupt Status Flag Clear)

Writing 1 to the OSTCLR bit clears the NMISR.OSTST flag. This bit is read as 0.

NMICLR bit (NMI Pin Interrupt Status Flag Clear)

Writing 1 to the NMICLR bit clears the NMISR.NMIST flag. This bit is read as 0.

RPECLR bit (SRAM Parity Error Interrupt Status Flag Clear)

Writing 1 to the RPECLR bit clears the NMISR.RPEST flag. This bit is read as 0.

RECCCLR bit (SRAM ECC Error Interrupt Status Flag Clear)

Writing 1 to the RECCCLR bit clears the NMISR.RECCST flag. This bit is read as 0.

BUSSCLR bit (Bus Slave MPU Error Interrupt Status Flag Clear)

Writing 1 to the BUSSCLR bit clears the NMISR.BUSSST flag. This bit is read as 0.

BUSMCLR bit (Bus Master MPU Error Interrupt Status Flag Clear)

Writing 1 to the BUSMCLR bit clears the NMISR.BUSMST flag. This bit is read as 0.

SPECLR bit (CPU Stack Pointer Monitor Interrupt Status Flag Clear)

Writing 1 to the SPECLR bit clears the NMISR.SPEST flag. This bit is read as 0.

12.2.5 NMICR : NMI Pin Interrupt Control Register

Base address: ICU = 0x4000_6000 Offset address: 0x100

Bit position:	7	6	5	4	3	2	1	0
Bit field:	NFLTE N	_	NFCLK	SEL[1:0]	_	_	_	NMIM D
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	NMIMD	NMI Detection Set	R/W
		0: Falling edge 1: Rising edge	
3:1	—	These bits are read as 0. The write value should be 0.	R/W
5:4	NFCLKSEL[1:0]	NMI Digital Filter Sampling Clock Select	R/W
		0 0: PCLKB	
		0 1: PCLKB/8	
		1 0: PCLKB/32	
		1 1: PCLKB/64	
6	—	This bit is read as 0. The write value should be 0.	R/W
7	NFLTEN	NMI Digital Filter Enable	R/W
		0: Disabled.	
		1: Enabled.	

Change the NMICR register settings before enabling NMI pin interrupts, that is, before setting NMIER.NMIEN to 1.

NMIMD bit (NMI Detection Set)

The NMIMD bit selects the detection sensing method for the NMI pin interrupts.



NFCLKSEL[1:0] bits (NMI Digital Filter Sampling Clock Select)

The NFCLKSEL[1:0] bits select the digital filter sampling clock for the NMI pin interrupts, selectable to:

- PCLKB (every cycle)
- PCLKB/8 (once every 8 cycles)
- PCLKB/32 (once every 32 cycles)
- PCLKB/64 (once every 64 cycles)

Base address: ICU = 0x4000_6000

For details of the digital filter, see section 12.5.5. Digital Filter.

NFLTEN bit (NMI Digital Filter Enable)

The NFLTEN bit enables the digital filter used for NMI pin interrupts. The filter is enabled when NFLTEN is 1, and disabled when NFLTEN is 0. The NMI pin level is sampled at the clock cycle specified in NFCLKSEL[1:0]. When the sampled level matches three times, the output level from the digital filter changes. For details of the digital filter, see section 12.5.5. Digital Filter.

12.2.6 IELSRn : ICU Event Link Setting Register n (n = 0 to 31)

Offset address:	0x300 +	- 0x4 × n														
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	DTCE	_	_	_	_	_	_	_	IR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	—	_	_			IELS[4:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
4:0	IELS[4:0]	ICU Event Link Select	R/W
		0x00: Disable interrupts to the associated NVIC or DTC module Others: Event signal number to be linked. For details, see section 12.3.3. ICU and DTC Event Number.	
15:5	—	These bits are read as 0. The write value should be 0.	R/W
16	IR	Interrupt Status Flag	R/W ^{*1}
		0: No interrupt request generated.1: An interrupt request is generated.	
23:17	—	These bits are read as 0. The write value should be 0.	R/W
24	DTCE	DTC Activation Enable	R/W
		0: DTC activation is disabled.1: DTC activation is enabled.	
31:25		These bits are read as 0. The write value should be 0.	R/W

Note: This register requires halfword or word access.

Note 1. Writing 1 to the IR flag is prohibited.

The IELSRn register selects the IRQi source used by the NVIC. For details, see Table 12.3. IELSRn corresponds to the NVIC IRQ input source number, where n = 0 to 31.

IELS[4:0] bits (ICU Event Link Select)

The IELS[4:0] bits link an event signal to the associated NVIC or DTC module. Event options are classified into 8 groups (groups 0 to 7). For details, see Table 12.3 and Table 12.4.



IR flag (Interrupt Status Flag)

The IR status flag indicates an individual interrupt request from the event specified in IELS[4:0].

[Setting condition]

When an interrupt request is received from the associated peripheral module or IRQi pin.

[Clearing condition]

When 0 is written to the IR flag. DTCE must be set to 0 before writing 0 to the IR flag.

To clear the IR flag:

- 1. Negate the input interrupt signal.
- 2. Read access the peripheral once and wait for 2 clock cycles of the target module clock.
- 3. Clear the IR flag by writing 0.

DTCE bit (DTC Activation Enable)

When the DTCE bit is set to 1, the associated event is selected as the source for DTC activation.

[Setting condition]

• When 1 is written to the DTCE bit.

[Clearing condition]

- When the specified number of transfers is complete. For chain transfers, when the specified number of transfers for the last chain transfer is complete.
- When 0 is written to the DTCE bit.

12.2.7 SELSR0 : SYS Event Link Setting Register

Base address: ICU = 0x4000_6000 Offset address: 0x200

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		_	_	-	_	_	—	_				SELS	6[7:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
7:0	SELS[7:0]	SYS Event Link Select	R/W
		0x00: Disable event output to the associated low-power mode module	
		Others: Event signal number to be linked. For details, see Table 12.4.	
15:8	—	These bits are read as 0. The write value should be 0.	R/W

The SELSR0 register selects the events that wake up the CPU from Snooze mode. You can use only the events listed in Table 12.4 checked as "Canceling Snooze mode". When ICU_SNZCANCEL is selected in the IELSRn.IELS[4:0] bits, an interrupt is generated that cancels snooze mode.



12.2.8 WUPEN : Wake Up Interrupt Enable Register

Base address: ICU = 0x4000_6000

Offset address: 0x1A0

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	IIC0W UPEN	AGT1 CBWU PEN	AGT1 CAWU PEN	AGT1 UDWU PEN	_	_	RTCP RDWU PEN	RTCA LMWU PEN	ACMP LP0W UPEN	_	_	_	LVD2 WUPE N	LVD1 WUPE N	KEYW UPEN	IWDT WUPE N
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	—	_	_	_	—	_	-	_				IRQWU	PEN[7:0]			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
7:0	IRQWUPEN[7:0]	IRQ Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by IRQn interrupt disabled 1: Software Standby/Snooze Mode returns by IRQn interrupt enabled	R/W
15:8	—	These bits are read as 0. The write value should be 0.	R/W
16	IWDTWUPEN	IWDT Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by IWDT interrupt disabled 1: Software Standby/Snooze Mode returns by IWDT interrupt enabled	R/W
17	KEYWUPEN	 Key Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by KEY interrupt disabled 1: Software Standby/Snooze Mode returns by KEY interrupt enabled 	R/W
18	LVD1WUPEN	 LVD1 Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by LVD1 interrupt disabled 1: Software Standby/Snooze Mode returns by LVD1 interrupt enabled 	R/W
19	LVD2WUPEN	 LVD2 Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by LVD2 interrupt disabled 1: Software Standby/Snooze Mode returns by LVD2 interrupt enabled 	R/W
22:20	_	These bits are read as 0. The write value should be 0.	R/W
23	ACMPLPOWUPEN	ACMPLP0 Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by ACMPLP0 interrupt disabled 1: Software Standby/Snooze Mode returns by ACMPLP0 interrupt enabled	R/W
24	RTCALMWUPEN	 RTC Alarm Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by RTC alarm interrupt disabled 1: Software Standby/Snooze Mode returns by RTC alarm interrupt enabled. 	R/W
25	RTCPRDWUPEN	 RTC Period Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by RTC period interrupt disabled 1: Software Standby/Snooze Mode returns by RTC period interrupt enabled 	R/W
27:26	_	These bits are read as 0. The write value should be 0.	R/W
28	AGT1UDWUPEN	AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by AGT1 underflow interrupt disabled 1: Software Standby/Snooze Mode returns by AGT1 underflow	R/W
29	AGT1CAWUPEN	 AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by AGT1 compare match A interrupt disabled. 1: Software Standby/Snooze Mode returns by AGT1 compare match A interrupt enabled. 	R/W
30	AGT1CBWUPEN	 AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable 0: Software Standby/Snooze Mode returns by AGT1 compare match B interrupt disabled. 1: Software Standby/Snooze Mode returns by AGT1 compare match B interrupt enabled. 	R/W



Bit	Symbol	Function		
31	IIC0WUPEN	IIC0 Address Match Interrupt Software Standby/Snooze Mode Returns Enable		
		0: Software Standby/Snooze Mode returns by IIC0 address match interrupt disabled		
		1: Software Standby/Snooze Mode returns by IIC0 address match interrupt enabled		

The bits in this register control whether the associated interrupt can wake up the CPU from Software Standby/Snooze Mode mode.

IRQWUPEN[7:0] bits (IRQ Interrupt Software Standby/Snooze Mode Returns Enable)

The IRQWUPEN[7:0] bits enable the use of IRQn interrupts to cancel Software Standby/Snooze Mode mode.

IWDTWUPEN bit (IWDT Interrupt Software Standby/Snooze Mode Returns Enable)

The IWDTWUPEN bit enables the use of IWDT interrupts to cancel Software Standby/Snooze Mode mode.

KEYWUPEN bit (Key Interrupt Software Standby/Snooze Mode Returns Enable)

The KEYWUPEN bit enables the use of key interrupts to cancel Software Standby/Snooze Mode mode.

LVD1WUPEN bit (LVD1 Interrupt Software Standby/Snooze Mode Returns Enable)

The LVD1WUPEN bit enables the use of LVD1 interrupts to cancel Software Standby/Snooze Mode mode.

LVD2WUPEN bit (LVD2 Interrupt Software Standby/Snooze Mode Returns Enable)

The LVD2WUPEN bit enables the use of LVD2 interrupts to cancel Software Standby/Snooze Mode mode.

ACMPLP0WUPEN bit (ACMPLP0 Interrupt Software Standby/Snooze Mode Returns Enable)

The ACMPLP0WUPEN bit enables the use of ACMPLP0 interrupts to cancel Software Standby/Snooze Mode mode.

RTCALMWUPEN bit (RTC Alarm Interrupt Software Standby/Snooze Mode Returns Enable)

The RTCALMWUPEN bit enables the use of RTC alarm interrupts to cancel Software Standby/Snooze Mode mode.

RTCPRDWUPEN bit (RTC Period Interrupt Software Standby/Snooze Mode Returns Enable)

The RTCPRDWUPEN bit enables the use of RTC period interrupts to cancel Software Standby/Snooze Mode mode.

AGT1UDWUPEN bit (AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1UDWUPEN bit enables the use of the AGT1 underflow interrupts to cancel Software Standby/Snooze Mode mode.

AGT1CAWUPEN bit (AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1CAWUPEN bit enables the use of AGT1 compare match A interrupts to cancel Software Standby/Snooze Mode mode.

AGT1CBWUPEN bit (AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable)

The AGT1CBWUPEN bit enables the use of AGT1 compare match B interrupts to cancel Software Standby/Snooze Mode mode.

IICOWUPEN bit (IIC0 Address Match Interrupt Software Standby/Snooze Mode Returns Enable)

The IICOWUPEN bit enables the use of IIC0 interrupts to cancel Software Standby/Snooze Mode mode.

12.2.9 IELEN : ICU event Enable Register





Bit	Symbol	Function	R/W
0	RTCINTEN	RTCALM and RTCPRD Interrupts Enable (when LPOPTEN bit = 1) 0: Disabled 1: Enabled	R/W
1	IELEN	Parts Asynchronous Interrupts Enable except RTC (when LPOPTEN bit = 1) 0: Disabled 1: Enabled	R/W
7:2	—	These bits are read as 0. The write value should be 0.	R/W

The bits in this register control whether the associated interrupt can be used.

RTCINTEN bit (RTCALM and RTCPRD Interrupts Enable (when LPOPTEN bit = 1))

The RTCINTEN bit enables the use of RTCALM and RTCPRD interrupts.

IELEN bit (Parts Asynchronous Interrupts Enable except RTC (when LPOPTEN bit = 1))

The IELEN bit enables the use of parts asynchronous interrupts except RTC as follows:

• IIC0_WUI, AGT1_AGTCMBI, AGT1_AGTCMAI, AGT1_AGTI, ACMP_LP0, LVD_LVD1, LVD_LVD2, KEY_INTKR, IWDT_NMIUNDF, PORT_IRQ0 to PORT_IRQ7

12.3 Vector Table

The ICU detects maskable and non-maskable interrupts. Interrupt priorities are set up in the Arm NVIC. For information about these registers, see section 12.9. Reference.

12.3.1 Interrupt Vector Table

Table 12.3 describes the interrupt vector table. The interrupt vector addresses conform to the NVIC specifications.

Exception number	IRQ number	Vector offset	Source	Description
0	—	0x000	Arm	Initial stack pointer
1	_	0x004	Arm	Initial program counter (reset vector)
2	_	0x008	Arm	Non-Maskable Interrupt (NMI)
3	_	0x00C	Arm	Hard Fault
4	_	0x010	Arm	Reserved
5	_	0x014	Arm	Reserved
6	_	0x018	Arm	Reserved
7	_	0x01C	Arm	Reserved
8	_	0x020	Arm	Reserved
9	_	0x024	Arm	Reserved
10	_	0x028	Arm	Reserved
11	_	0x02C	Arm	Supervisor Call (SVCall)
12	_	0x030	Arm	Reserved
13	_	0x034	Arm	Reserved
14	_	0x038	Arm	Pendable request for system service (PendableSrvReq)
15	—	0x03C	Arm	System Tick Timer (SysTick)
16	0	0x040	ICU.IELSR0	Event selected in the ICU.IELSR0 register
17	1	0x044	ICU.IELSR1	Event selected in the ICU.IELSR1 register

Table 12.3Interrupt vector table (1 of 2)



Table 12.3Interrupt vector table (2 of 2)

Exception number	IRQ number	Vector offset	Source	Description
18	2	0x048	ICU.IELSR2	Event selected in the ICU.IELSR2 register
19	3	0x04C	ICU.IELSR3	Event selected in the ICU.IELSR3 register
20	4	0x050	ICU.IELSR4	Event selected in the ICU.IELSR4 register
21	5	0x054	ICU.IELSR5	Event selected in the ICU.IELSR5 register
22	6	0x058	ICU.IELSR6	Event selected in the ICU.IELSR6 register
23	7	0x05C	ICU.IELSR7	Event selected in the ICU.IELSR7 register
24	8	0x060	ICU.IELSR8	Event selected in the ICU.IELSR8 register
25	9	0x064	ICU.IELSR9	Event selected in the ICU.IELSR9 register
26	10	0x068	ICU.IELSR10	Event selected in the ICU.IELSR10 register
27	11	0x06C	ICU.IELSR11	Event selected in the ICU.IELSR11 register
28	12	0x070	ICU.IELSR12	Event selected in the ICU.IELSR12 register
29	13	0x074	ICU.IELSR13	Event selected in the ICU.IELSR13 register
30	14	0x078	ICU.IELSR14	Event selected in the ICU.IELSR14 register
31	15	0x07C	ICU.IELSR15	Event selected in the ICU.IELSR15 register
32	16	0x080	ICU.IELSR16	Event selected in the ICU.IELSR16 register
33	17	0x084	ICU.IELSR17	Event selected in the ICU.IELSR17 register
34	18	0x088	ICU.IELSR18	Event selected in the ICU.IELSR18 register
35	19	0x08C	ICU.IELSR19	Event selected in the ICU.IELSR19 register
36	20	0x090	ICU.IELSR20	Event selected in the ICU.IELSR20 register
37	21	0x094	ICU.IELSR21	Event selected in the ICU.IELSR21 register
38	22	0x098	ICU.IELSR22	Event selected in the ICU.IELSR22 register
39	23	0x09C	ICU.IELSR23	Event selected in the ICU.IELSR23 register
40	24	0x0A0	ICU.IELSR24	Event selected in the ICU.IELSR24 register
41	25	0x0A4	ICU.IELSR25	Event selected in the ICU.IELSR25 register
42	26	0x0A8	ICU.IELSR26	Event selected in the ICU.IELSR26 register
43	27	0x0AC	ICU.IELSR27	Event selected in the ICU.IELSR27 register
44	28	0x0B0	ICU.IELSR28	Event selected in the ICU.IELSR28 register
45	29	0x0B4	ICU.IELSR29	Event selected in the ICU.IELSR29 register
46	30	0x0B8	ICU.IELSR30	Event selected in the ICU.IELSR30 register
47	31	0x0BC	ICU.IELSR31	Event selected in the ICU.IELSR31 register

12.3.2 Event Number

The following table lists heading details for Table 12.4, which describes each event number.

Heading	Description
Interrupt request source	Name of the source generating the interrupt request
Name	Name of the interrupt
Connect to NVIC	" \checkmark " indicates the interrupt can be used as a CPU interrupt
Invoke DTC	" \checkmark " indicates the interrupt can be used to request DTC activation
Canceling Snooze mode	" \checkmark " indicates the interrupt can be used to request a return from Snooze mode
Canceling Software Standby mode	" \checkmark " indicates the interrupt can be used to request a return from Software Standby mode



Table 12.4Event table (1 of 5)

	Interrupt		IELSRn			Canceling
Event number ^{*5}	request source	Name	Connect to NVIC	Invoke DTC	Canceling Snooze	Software Standby
0x01	Port	PORT_IRQ0	1	1	1	1
0x02	-	PORT_IRQ1	1	1	1	1
0x03	-	PORT_IRQ2	1	1	1	1
0x04	-	PORT_IRQ3	1	1	1	1
0x05	-	PORT_IRQ4	1	1	1	1
0x06	-	PORT_IRQ5	1	1	1	1
0x07	-	PORT_IRQ6	1	1	1	1
0x08	-	PORT_IRQ7	1	1	1	1
0x09	DTC	DTC_COMPLETE	1	_	✓*4	—
0x0B	ICU	ICU_SNZCANCEL	1	_	1	_
0x0C	FLASH	FCU_FRDYI	1	_	_	_
0x0D	LVD	LVD_LVD1	1	_	1	1
0x0E	-	LVD_LVD2	1	_	1	1
0x0F	MOSC	MOSC_STOP	1	_	_	_
0x10	Low power mode	SYSTEM_SNZREQ	—	1	—	—
0x11	AGT0	AGT0_AGTI	1	1	_	_
0x12	-	AGT0_AGTCMAI	1	1	_	—
0x13	-	AGT0_AGTCMBI	1	1	_	—
0x14	AGT1	AGT1_AGTI	1	1	1	1
0x15	-	AGT1_AGTCMAI	1	1	1	1
0x16	-	AGT1_AGTCMBI	1	1	1	1
0x17	IWDT	IWDT_NMIUNDF	1	—	1	1
0x18	WDT	WDT_NMIUNDF	1	—	—	—
0x19	RTC	RTC_ALM	1	—	1	1
0x1A	-	RTC_PRD	1	—	1	1
0x1B	-	RTC_CUP	1	—	_	—
0x1C	ADC12	ADC120_ADI	1	1	_	—
0x1D	-	ADC120_GBADI	1	1	_	—
0x1E		ADC120_CMPAI	1	—	—	_
0x1F		ADC120_CMPBI	1	—	—	_
0x20		ADC120_WCMPM	_	1	✓*4	—
0x21	-	ADC120_WCMPUM	_	1	✓*4	_
0x23	ACMPLP	ACMP_LP0	1	_	1	1
0x24	-	ACMP_LP1	1	_	_	_
0x27	IIC0	IIC0_RXI	1	1	_	_
0x28	-	IIC0_TXI	1	1	_	_
0x29	-	IIC0_TEI	1	_	_	_
0x2A	-	IIC0_EEI	1	_	_	_
0x2B	-	IIC0_WUI	1	_	1	1



Table 12.4Event table (2 of 5)

	Interrupt		IELSRn			Canaaling
Event number ^{*5}	request source	Name	Connect to NVIC	Invoke DTC	Canceling Snooze	Software Standby
0x2C	IIC1	IIC1_RXI	1	1	—	—
0x2D		IIC1_TXI	1	1	_	—
0x2E		IIC1_TEI	1	_	—	—
0x2F		IIC1_EEI	1	—	—	_
0x30	CTSU	CTSU_CTSUWR	1	1	_	—
0x31		CTSU_CTSURD	1	1	_	—
0x32		CTSU_CTSUFN	1	—	✓*4	—
0x33	KINT	KEY_INTKR	1	—	✓ ^{*1}	✓ ^{*1}
0x34	DOC	DOC_DOPCI	1	_	✓*4	_
0x35	CAC	CAC_FERRI	1	_	_	
0x36	_	CAC_MENDI	1	_	_	_
0x37	-	CAC_OVFI	1	_	_	_
0x38	CAN0	CAN0_ERS	1	_	_	_
0x39	-	CAN0_RXF	1	_	_	_
0x3A	-	CAN0_TXF	1	_	_	_
0x3B		CAN0_RXM	1	—	—	—
0x3C	-	CAN0_TXM	1	—	—	—
0x3D	I/O Ports	IOPORT_GROUP1	1	✓*2	_	—
0x3E	_	IOPORT_GROUP2	1	✓*2	—	—
0x3F	ELC	ELC_SWEVT0	✓ ^{*3}	1	_	—
0x40	_	ELC_SWEVT1	✓ ^{*3}	1	—	—
0x41	POEG	POEG_GROUP0	1	_	_	—
0x42		POEG_GROUP1	1	—	—	—
0x46	GPT320	GPT0_CCMPA	1	1	—	_
0x47		GPT0_CCMPB	1	1	_	—
0x48		GPT0_CMPC	1	1	—	—
0x49		GPT0_CMPD	1	1	_	_
0x4A		GPT0_OVF	1	1	—	—
0x4B		GPT0_UDF	1	1	—	—
0x4C	GPT321	GPT1_CCMPA	1	1	_	_
0x4D		GPT1_CCMPB	1	1	—	—
0x4E		GPT1_CMPC	1	1	—	—
0x4F		GPT1_CMPD	1	1	—	—
0x50		GPT1_OVF	1	1	_	_
0x51		GPT1_UDF	1	1	—	—
0x52	GPT322	GPT2_CCMPA	1	1	—	—
0x53		GPT2_CCMPB	1	1	—	_
0x54		GPT2_CMPC	1	1	_	_
0x55		GPT2_CMPD	1	1	—	



Table 12.4Event table (3 of 5)

	Interrunt		IELSRn			Cancoling
Event number ^{*5}	request source	Name	Connect to NVIC	Invoke DTC	Canceling Snooze	Software Standby
0x56		GPT2_OVF	1	1	—	—
0x57		GPT2_UDF	1	1	_	—
0x58	GPT323	GPT3_CCMPA	1	1	_	—
0x59		GPT3_CCMPB	1	1	—	—
0x5A		GPT3_CMPC	1	1	—	_
0x5B		GPT3_CMPD	1	1	—	—
0x5C		GPT3_OVF	1	1	—	—
0x5D		GPT3_UDF	1	1	—	—
0x5E	GPT164	GPT4_CCMPA	1	1	—	_
0x5F		GPT4_CCMPB	1	1	_	—
0x60		GPT4_CMPC	1	1	—	_
0x61		GPT4_CMPD	1	1	_	—
0x62		GPT4_OVF	1	1	—	_
0x63		GPT4_UDF	1	1	_	—
0x64	GPT165	GPT5_CCMPA	1	1	_	—
0x65		GPT5_CCMPB	1	1	_	—
0x66		GPT5_CMPC	1	1	—	—
0x67		GPT5_CMPD	1	1	—	_
0x68		GPT5_OVF	1	1	—	_
0x69		GPT5_UDF	1	1	_	—
0x6A	GPT166	GPT6_CCMPA	1	1	—	—
0x6B		GPT6_CCMPB	1	1	—	—
0x6C		GPT6_CMPC	1	1	_	—
0x6D		GPT6_CMPD	1	1	_	_
0x6E		GPT6_OVF	1	1	_	_
0x6F		GPT6_UDF	1	1	_	—
0x70	GPT	GPT_UVWEDGE	1	—	—	—
0x71	SCI0	SCI0_RXI	1	1	—	—
0x72		SCI0_TXI	1	1	—	_
0x73		SCI0_TEI	1	—	—	_
0x74		SCI0_ERI	1	—	_	—
0x75		SCI0_AM	1	—	✓*4	—
0x76		SCI0_RXI_OR_ERI	—	—	✓*4	
0x77	SCI1	SCI1_RXI	1	1	_	—
0x78		SCI1_TXI	1	1	—	_
0x79		SCI1_TEI	1	_	—	_
0x7A		SCI1_ERI	1	_	—	_
0x7B		SCI1_AM	1	-	—	_



Table 12.4Event table (4 of 5)

	Interrupt		IELSRn			Cancoling
Event number ^{*5}	request source	Name	Connect to NVIC	Invoke DTC	Canceling Snooze	Software Standby
0x7C	SCI9	SCI9_RXI	1	1	_	—
0x7D		SCI9_TXI	1	1	_	—
0x7E		SCI9_TEI	1	—	_	_
0x7F		SCI9_ERI	1	_	_	—
0x80		SCI9_AM	1	—	_	_
0x81	SPI0	SPI0_SPRI	1	1	_	—
0x82		SPI0_SPTI	1	1	_	—
0x83		SPI0_SPII	1	—	—	—
0x84		SPI0_SPEI	1	—	_	_
0x85		SPI0_SPTEND	1	_	_	—
0x86	SPI1	SPI1_SPRI	1	1	_	—
0x87		SPI1_SPTI	1	1	_	—
0x88		SPI1_SPII	1	—	_	—
0x89		SPI1_SPEI	1	—	_	—
0x8A		SPI1_SPTEND	1	—	_	—
0x8B	AES	AES_WRREQ	1	1	_	_
0x8C		AES_RDREQ	1	1	_	—
0x8D	TRNG	TRNG_RDREQ	1	—	_	—
0x8E	SCI2	SCI2_RXI	1	1	_	—
0x8F		SCI2_TXI	1	1	_	—
0x90		SCI2_TEI	1	_	_	_
0x91		SCI2_ERI	1	—	_	—
0x92		SCI2_AM	1	_	_	_
0x93	SCI3	SCI3_RXI	1	1	_	_
0x94		SCI3_TXI	1	1	_	—
0x95		SCI3_TEI	1	—	—	_
0x96		SCI3_ERI	1	_	_	—
0x97		SCI3_AM	1	_	_	—
0x98	GPT167	GPT7_CCMPA	1	1	_	—
0x99		GPT7_CCMPB	1	1	_	—
0x9A		GPT7_CMPC	1	1	_	—
0x9B		GPT7_CMPD	1	1	_	—
0x9C	1	GPT7_OVF	1	1	_	—
0x9D		GPT7_UDF	1	1	_	_
0x9E	GPT168	GPT8_CCMPA	1	1	_	_
0x9F		GPT8_CCMPB	1	1	_	_
0xA0		GPT8_CMPC	1	1	_	_
0xA1		GPT8_CMPD	1	1	_	_
0xA2		GPT8_OVF	1	1	_	_
0xA3]	GPT8_UDF	1	1	_	_



Table 12.4Event table (5 of 5)

Interrupt			IELSRn			Canceling
Event number ^{*5}	request source	Name	Connect to NVIC	Invoke DTC	Canceling Snooze	Software Standby
0xA4	GPT169	GPT9_CCMPA	1	1	_	—
0xA5		GPT9_CCMPB	1	1	_	—
0xA6		GPT9_CMPC	1	1	_	—
0xA7		GPT9_CMPD	1	1	_	—
0xA8		GPT9_OVF	1	1	_	—
0xA9]	GPT9_UDF	1	1	—	—

Note 1. Only supported when KRCTL.KRMD is 1.

Note 2. Only the first edge detection is valid.

Note 3. Only interrupts after DTC transfer are supported.

Note 4. Using SELSR0.

Note 5. Event number is active only in Canceling Snooze mode and Canceling Software Standby mode. The setting of CPU and DTC interrupts, see Table 12.7.

12.3.3 ICU and DTC Event Number

Table 12.5, Table 12.6 indicates the IELSRn.IELS[4:0] set values on the CPU interrupt or on DTC activation request. Table 12.7 indicates register set values of each event selection.

IELS[4:0]	group0 (interrupt ch IELSR0/8/16/24)	group1 (interrupt ch IELSR1/9/17/25)	group2 (interrupt ch IELSR2/10/18/26)	group3 (interrupt ch IELSR3/11/19/27)
0x00	Interrupt disable	Interrupt disable	Interrupt disable	Interrupt disable
0x01	PORT_IRQ0	PORT_IRQ1	PORT_IRQ2	PORT_IRQ3
0x02	DTC_COMPLETE	LVD_LVD2	FCU_FRDYI	SYSTEM_SNZREQ
0x03	ICU_SNZCANCEL	AGT1_AGTCMAI	AGT1_AGTCMBI	IWDT_NMIUNDF
0x04	LVD_LVD1	RTC_ALM	RTC_PRD	RTC_CUP
0x05	AGT1_AGTI	ADC120_GBADI	ADC120_CMPAI	ADC120_CMPBI
0x06	WDT_NMIUNDF	ADC120_WCMPUM	IIC0_TEI	IIC0_EEI
0x07	ADC120_ADI	ACMP_LP1	CTSU_CTSURD	CTSU_CTSUFN
0x08	ADC120_WCMPM	IIC0_TXI	CAC_MENDI	CAC_OVFI
0x09	ACMP_LP0	CTSU_CTSUWR	CAN0_TXF	CAN0_RXM
0x0A	IIC0_RXI	DOC_DOPCI	ELC_SWEVT0	ELC_SWEVT1
0x0B	IIC0_WUI	CAC_FERRI	POEG_GROUP0	POEG_GROUP1
0x0C	CAN0_ERS	CAN0_RXF	GPT0_CMPC	GPT0_CMPD
0x0D	CAN0_TXM	GPT0_CCMPB	GPT2_CMPC	GPT2_CMPD
0x0E	GPT0_CCMPA	GPT0_UDF	GPT2_OVF	GPT2_UDF
0x0F	GPT0_OVF	GPT2_CCMPB	SCI0_TEI	SCI0_ERI
0x10	GPT2_CCMPA	SCI0_TXI	SPI0_SPII	SPI0_SPEI
0x11	GPT_UVWEDGE	SPI0_SPTI	SPI0_SPTEND	AGT0_AGTI
0x12	SCI0_RXI	AES_RDREQ	TRNG_RDREQ	GPT1_CMPD
0x13	SCI0_AM	AGT0_AGTCMBI	IOPORT_GROUP2	GPT4_CMPD
0x14	SPI0_SPRI	IIC1_TXI	GPT1_CMPC	GPT5_UDF
0x15	AES_WRREQ	IOPORT_GROUP1	GPT4_CMPC	GPT6_CMPD
0x16	AGT0_AGTCMAI	GPT1_CCMPB	GPT5_OVF	GPT7_UDF

Table 12.5ICU input link select (1) (1 of 2)



IELS[4:0]	group0 (interrupt ch IELSR0/8/16/24)	group1 (interrupt ch IELSR1/9/17/25)	group2 (interrupt ch IELSR2/10/18/26)	group3 (interrupt ch IELSR3/11/19/27)
0x17	IIC1_RXI	GPT3_UDF	GPT6_CMPC	GPT8_CMPD
0x18	KEY_INTKR	GPT4_CCMPB	GPT7_OVF	GPT9_UDF
0x19	GPT1_CCMPA	GPT6_CCMPB	GPT8_CMPC	SCI1_ERI
0x1A	GPT3_OVF	GPT8_CCMPB	GPT9_OVF	SCI3_ERI
0x1B	GPT4_CCMPA	SCI1_TXI	SCI1_TEI	SCI9_AM
0x1C	GPT6_CCMPA	SCI2_AM	SCI3_TEI	Setting prohibited
0x1D	GPT8_CCMPA	SCI3_TXI	SPI1_SPII	Setting prohibited
0x1E	SCI1_RXI	Setting prohibited	Setting prohibited	Setting prohibited
0x1F	SCI3_RXI	Setting prohibited	Setting prohibited	Setting prohibited

Table 12.5ICU input link select (1) (2 of 2)

Table 12.6ICU input link select (2) (1 of 2)

IELS[4:0]	group4 (interrupt ch IELSR4/12/20/28)	group5 (interrupt ch IELSR5/13/21/29)	group6 (interrupt ch IELSR6/14/22/30)	group7 (interrupt ch IELSR 7/15/23/31)
0x00	Interrupt disable	Interrupt disable	Interrupt disable	Interrupt disable
0x01	PORT_IRQ0	PORT_IRQ1	PORT_IRQ2	PORT_IRQ3
0x02	DTC_COMPLETE	LVD_LVD2	FCU_FRDYI	SYSTEM_SNZREQ
0x03	ICU_SNZCANCEL	AGT1_AGTCMAI	AGT1_AGTCMBI	IWDT_NMIUNDF
0x04	LVD_LVD1	RTC_ALM	RTC_PRD	RTC_CUP
0x05	AGT1_AGTI	ADC120_GBADI	ADC120_CMPAI	ADC120_CMPBI
0x06	WDT_NMIUNDF	ADC120_WCMPUM	IIC0_TEI	IIC0_EEI
0x07	ADC120_ADI	ACMP_LP1	CTSU_CTSURD	CTSU_CTSUFN
0x08	ADC120_WCMPM	IIC0_TXI	CAC_MENDI	CAC_OVFI
0x09	ACMP_LP0	CTSU_CTSUWR	CAN0_TXF	CAN0_RXM
0x0A	IIC0_RXI	DOC_DOPCI	ELC_SWEVT0	ELC_SWEVT1
0x0B	IIC0_WUI	CAC_FERRI	POEG_GROUP0	POEG_GROUP1
0x0C	CAN0_ERS	CAN0_RXF	GPT0_CMPC	GPT0_CMPD
0x0D	CAN0_TXM	GPT0_CCMPB	GPT2_CMPC	GPT2_CMPD
0x0E	GPT0_CCMPA	GPT0_UDF	GPT2_OVF	GPT2_UDF
0x0F	GPT0_OVF	GPT2_CCMPB	SCI0_TEI	SCI0_ERI
0x10	GPT2_CCMPA	SCI0_TXI	SPI0_SPII	SPI0_SPEI
0x11	GPT_UVWEDGE	SPI0_SPTI	SPI0_SPTEND	PORT_IRQ7
0x12	SCI0_RXI	AES_RDREQ	TRNG_RDREQ	GPT3_CMPD
0x13	SCI0_AM	PORT_IRQ5	PORT_IRQ6	GPT4_UDF
0x14	SPI0_SPRI	IIC1_EEI	MOSC_STOP	GPT5_CMPD
0x15	AES_WRREQ	GPT1_UDF	GPT3_CMPC	GPT6_UDF
0x16	PORT_IRQ4	GPT3_CCMPB	GPT4_OVF	GPT7_CMPD
0x17	IIC1_TEI	GPT5_CCMPB	GPT5_CMPC	GPT8_UDF
0x18	GPT1_OVF	GPT7_CCMPB	GPT6_OVF	GPT9_CMPD
0x19	GPT3_CCMPA	GPT9_CCMPB	GPT7_CMPC	SCI2_ERI
0x1A	GPT5_CCMPA	SCI1_AM	GPT8_OVF	SCI9_ERI
0x1B	GPT7_CCMPA	SCI2_TXI	GPT9_CMPC	SPI1_SPEI
0x1C	GPT9_CCMPA	SCI9_TXI	SCI2_TEI	Setting prohibited



Table 12.6ICU input link select (2) (2 of 2)

IELS[4:0]	group4 (interrupt ch IELSR4/12/20/28)	group5 (interrupt ch IELSR5/13/21/29)	group6 (interrupt ch IELSR6/14/22/30)	group7 (interrupt ch IELSR 7/15/23/31)
0x1D	SCI2_RXI	SPI1_SPTI	SCI3_AM	Setting prohibited
0x1E	SCI9_RXI	Setting prohibited	SCI9_TEI	Setting prohibited
0x1F	SPI1_SPRI	Setting prohibited	SPI1_SPTEND	Setting prohibited

Table 12.7Register setting for event (1 of 5)

	IELSRn.IELS[4:0]							
Name	Group 0 (n = 0/8/16/24)	Group 1 (n = 1/9/17/25)	Group 2 (n = 2/10/18/26)	Group 3 (n = 3/11/19/27)	Group 4 (n = 4/12/20/28)	Group 5 (n = 5/13/21/29)	Group 6 (n = 6/14/22/30)	Group 7 (n = 7/15/23/31)
PORT_IRQ0	0x01	—	—	—	0x01	_	—	_
PORT_IRQ1	_	0x01	—	_	_	0x01	_	_
PORT_IRQ2	—	—	0x01	—	_	_	0x01	_
PORT_IRQ3	_	_	_	0x01	_	_	_	0x01
PORT_IRQ4	_	_	_	—	0x16	_	_	_
PORT_IRQ5	_	_	—	—	—	0x13	—	—
PORT_IRQ6	_	—	_	—	—	_	0x13	—
PORT_IRQ7	_	_	_	_	_	_	—	0x11
DTC_COMPLETE	0x02 ^{*1}	-	-	_	0x02 ^{*1}	-	-	-
ICU_SNZCANCEL	0x03 ^{*1}	_	_	—	0x03 ^{*1}	_	—	_
FCU_FRDYI	-	—	0x02 ^{*1}	—	—	-	0x02 ^{*1}	—
LVD_LVD1	0x04 ^{*1}	—	—	—	0x04 ^{*1}	—	—	_
LVD_LVD2	_	0x02 ^{*1}	-	_	-	0x02 ^{*1}	—	_
MOSC_STOP	—	—	—	_	_	—	0x14 ^{*1}	_
SYSTEM_SNZREQ	—	—	—	0x02 ^{*2}	—	—	—	0x02 ^{*2}
AGT0_AGTI	_	_	_	0x11	_	_	—	_
AGT0_AGTCMAI	0x16	-	_	_	-	_	—	_
AGT0_AGTCMBI	_	0x13	_	_	_	_	_	_
AGT1_AGTI	0x05	_	_	—	0x05	_	_	_
AGT1_AGTCMAI	_	0x03	_	—	—	0x03	_	_
AGT1_AGTCMBI	_	—	0x03	—	—	_	0x03	_
IWDT_NMIUNDF	-	-	-	0x03 ^{*1}	-	-	-	0x03 ^{*1}
WDT_NMIUNDF	0x06 ^{*1}	_	_	_	0x06 ^{*1}	_	_	_
RTC_ALM	_	0x04 ^{*1}	—	—	_	0x04 ^{*1}	—	—
RTC_PRD	—	—	0x04 ^{*1}	_	—	—	0x04 ^{*1}	—
RTC_CUP	—	—	—	0x04 ^{*1}	_	—	—	0x04 ^{*1}
ADC120_ADI	0x07	—	—	—	0x07	_	—	_
ADC120_GBADI	—	0x05	—	—	-	05	—	_
ADC120_CMPAI	_	—	0x05 ^{*1}	_	-	_	0x05 ^{*1}	_
ADC120_CMPBI	—	—	—	0x05 ^{*1}	_	—	—	0x05 ^{*1}
ADC120_WCMPM	0x08 ^{*2}	-	-	—	0x08 ^{*2}	-	—	-
ADC120_WCMPUM	-	0x06 ^{*2}	-	—	—	0x06 ^{*2}	—	-
ACMP_LP0	0x09 ^{*1}	—	—	_	0x09 ^{*1}	-	_	—



	IELSRn.IELS	S[4:0]						
Name	Group 0 (n = 0/8/16/24)	Group 1 (n = 1/9/17/25)	Group 2 (n = 2/10/18/26)	Group 3 (n = 3/11/19/27)	Group 4 (n = 4/12/20/28)	Group 5 (n = 5/13/21/29)	Group 6 (n = 6/14/22/30)	Group 7 (n = 7/15/23/31)
ACMP_LP1	—	0x07 ^{*1}	_	_	—	0x07 ^{*1}	—	_
IIC0_RXI	0x0A	_	_	_	0x0A	_	—	-
IIC0_TXI	-	0x08	_	_	-	0x08	—	_
IIC0_TEI	-	_	0x06 ^{*1}	_	_	_	0x06 ^{*1}	_
IIC0_EEI	-	—	—	0x06 ^{*1}	-	—	-	0x06 ^{*1}
IIC0_WUI	0x0B*1	_	_	—	0x0B*1	_	_	_
IIC1_RXI	0x17	_	_	—	-	_	—	_
IIC1_TXI	-	0x14	_	—	—	_	—	-
IIC1_TEI	-	_	_	_	0x17 ^{*1}	_	—	_
IIC1_EEI	-	_	—	—	—	0x14 ^{*1}	—	_
CTSU_CTSUWR	-	0x09	—	—	—	0x09	—	_
CTSU_CTSURD	—	_	0x07	—	—	—	0x07	—
CTSU_CTSUFN	-	_	_	0x07 ^{*1}	-	_	—	0x07 ^{*1}
KEY_INTKR	0x18 ^{*1}	_	_	—	-	_	—	_
DOC_DOPCI	-	0x0A ^{*1}	—	_	_	0x0A ^{*1}	—	_
CAC_FERRI	-	0x0B ^{*1}	—	—	-	0x0B ^{*1}	—	_
CAC_MENDI	-	—	0x08 ^{*1}	—	—	—	0x08 ^{*1}	-
CAC_OVFI	-	—	—	0x08 ^{*1}	—	—	—	0x08 ^{*1}
CAN0_ERS	0x0C*1	—	—	—	0x0C*1	—	—	_
CAN0_RXF	-	0x0C*1	_	_	-	0x0C*1	_	-
CAN0_TXF	-	_	0x09 ^{*1}	_	-	_	0x09 ^{*1}	-
CAN0_RXM	_	_	_	0x09 ^{*1}	_	_	_	0x09 ^{*1}
CAN0_TXM	0x0D*1	_	_	_	0x0D*1	_	_	-
IOPORT_GROUP1	_	0x15	_	_	_	_	_	_
IOPORT_GROUP2	—	_	0x13	—	—	_	—	—
ELC_SWEVT0	—	_	0x0A	_	—	_	0x0A	_
ELC_SWEVT1	_	_	_	0x0A	_	_	_	0x0A
POEG_GROUP0	—	—	0x0B ^{*1}	—	—	—	0x0B ^{*1}	—
POEG_GROUP1	-	_	_	0x0B ^{*1}	-	_	—	0x0B ^{*1}
GPT0_CCMPA	0x0E	_	_	_	0x0E	_	_	_
GPT0_CCMPB	—	0x0D	_	_	—	0x0D	—	—
GPT0_CMPC	_	_	0x0C	_	_	_	0x0C	_
GPT0_CMPD	_	_	_	0x0C	_	_	_	0x0C
GPT0_OVF	0x0F	_	_	_	0x0F	_	_	_
GPT0_UDF	_	0x0E	_	_	_	0x0E	-	-
GPT1_CCMPA	0x19	<u> </u>	_	<u> </u>	-	<u> -</u>	<u> </u>	-
GPT1_CCMPB	-	0x16		<u> </u>	-	<u> -</u>	<u> </u>	-
GPT1_CMPC	-	<u> </u>	0x14	<u> </u>	<u> -</u>	<u> </u>	<u> </u>	<u> </u>
GPT1_CMPD	-	-	-	0x12	-	-	-	-

Table 12.7 Register setting for event (2 of 5)



Table 12.7	Register setting for event (3 of 5)
------------	-------------------------------------

	IELSRn.IELS[4:0]							
Name	Group 0 (n = 0/8/16/24)	Group 1 (n = 1/9/17/25)	Group 2 (n = 2/10/18/26)	Group 3 (n = 3/11/19/27)	Group 4 (n = 4/12/20/28)	Group 5 (n = 5/13/21/29)	Group 6 (n = 6/14/22/30)	Group 7 (n = 7/15/23/31)
GPT1_OVF	_	—	—	_	0x18	—	—	—
GPT1_UDF	_	—	—	_	_	0x15	—	_
GPT2_CCMPA	0x10	—	—	_	0x10	—	—	—
GPT2_CCMPB	_	0x0F	—	_	_	0x0F	—	—
GPT2_CMPC	_	—	0x0D	_	_	—	0x0D	—
GPT2_CMPD	_	—	—	0x0D	_	—	—	0x0D
GPT2_OVF	_	—	0x0E	_	_	—	0x0E	—
GPT2_UDF	_	—	—	0x0E	_	—	—	0x0E
GPT3_CCMPA	_	—	—	_	0x19	—	—	—
GPT3_CCMPB	_	—	—	—	—	0x16	—	_
GPT3_CMPC	_	—	—	—	—	—	0x15	_
GPT3_CMPD	_	—	—	—	—	—	—	0x12
GPT3_OVF	0x1A	—	—	—	—	—	—	_
GPT3_UDF	_	0x17	—	—	—	—	—	_
GPT4_CCMPA	0x1B	_	—	_	_	_	_	_
GPT4_CCMPB	_	0x18	—	_	_	_	_	_
GPT4_CMPC	_	_	0x15	_	_	—	_	_
GPT4_CMPD	_	_	—	0x13	_	—	_	_
GPT4_OVF	_	—	—	_	—	—	0x16	_
GPT4_UDF	_	_	—	_	_	—	_	0x13
GPT5_CCMPA	_	—	—	_	0x1A	_	—	_
GPT5_CCMPB	_	—	—	_	—	0x17	—	_
GPT5_CMPC	_	—	—	_	—	—	0x17	_
GPT5_CMPD	_	—	—	—	—	—	—	0x14
GPT5_OVF	_	—	0x16	—	—	—	—	_
GPT5_UDF	_	—	—	0x14	—	—	—	_
GPT6_CCMPA	0x1C	—	—	—	—	—	—	_
GPT6_CCMPB	_	0x19	—	—	—	—	—	_
GPT6_CMPC	_	—	0x17	—	—	—	—	_
GPT6_CMPD	_	_	—	0x15	_	_	_	_
GPT6_OVF	_	_	—	_	_	_	0x18	_
GPT6_UDF	_	_	—	_	_	—	_	0x15
GPT7_CCMPA	_	_	—	_	0x1B	—	_	_
GPT7_CCMPB	_	_	—	_	_	0x18	_	_
GPT7_CMPC	_	_	—	_	_	—	0x19	_
GPT7_CMPD	_	_	—	_	_	_	_	0x16
GPT7_OVF	_	—	0x18	<u> </u>	—	—	—	—
GPT7_UDF	-	—	—	0x16	—	—	—	—
GPT8_CCMPA	0x1D	—	—	—	—	—	—	—
GPT8_CCMPB	-	0x1A	—	_	—	-	—	-



Table 12.7	Register setting	for event (4 of 5)
------------	------------------	--------------------

	IELSRn.IELS[4:0]							
Name	Group 0 (n = 0/8/16/24)	Group 1 (n = 1/9/17/25)	Group 2 (n = 2/10/18/26)	Group 3 (n = 3/11/19/27)	Group 4 (n = 4/12/20/28)	Group 5 (n = 5/13/21/29)	Group 6 (n = 6/14/22/30)	Group 7 (n = 7/15/23/31)
GPT8_CMPC	—	—	0x19	—	_	—	—	—
GPT8_CMPD	—	—	—	0x17	_	—	—	_
GPT8_OVF	_	_	—	_	_	_	0x1A	_
GPT8_UDF	_	_	—	_	_	—	_	0x17
GPT9_CCMPA	_	—	—	_	0x1C	—	_	_
GPT9_CCMPB	—	—	—	—	_	0x19	—	—
GPT9_CMPC	_	—	—	—	_	—	0x1B	_
GPT9_CMPD	_	—	—	—	_	—	—	0x18
GPT9_OVF	_	—	0x1A	—	_	—	—	_
GPT9_UDF	—	—	—	0x18		—	—	_
GPT_UVWEDGE	0x11 ^{*1}	—	—	—	0x11 ^{*1}	—	—	_
SCI0_RXI	0x12	_	—	—	0x12	—	_	_
SCI0_TXI	_	0x10	—	—	—	0x10	—	_
SCI0_TEI	—	—	0x0F ^{*1}	—	_	—	0x0F ^{*1}	_
SCI0_ERI	—	—	—	0x0F ^{*1}	_	—	—	0x0F ^{*1}
SCI0_AM	0x13 ^{*1}	—	—	—	0x13 ^{*1}	_	—	_
SCI1_RXI	0x1E	—	—	—	_	—	—	_
SCI1_TXI	—	0x1B	—	—	_	—	_	_
SCI1_TEI	—	—	0x1B ^{*1}	—	—	_	—	_
SCI1_ERI	—	—	—	0x19 ^{*1}	—	—	—	—
SCI1_AM	—	—	—	—	—	0x1A ^{*1}	—	_
SCI2_RXI	-	—	—	—	0x1D	—	—	—
SCI2_TXI	—	—	—	—	_	0x1B	—	—
SCI2_TEI	—	—	—	—	—	—	0x1C ^{*1}	_
SCI2_ERI	—	—	—	—	_	—	—	0x19 ^{*1}
SCI2_AM	-	0x1C ^{*1}	—	—	—	—	—	—
SCI3_RXI	0x1F	_	_	_	_	_	_	_
SCI3_TXI	_	0x1D	_	_	_	_	_	_
SCI3_TEI	—	—	0x1C ^{*1}	—	_	—	—	_
SCI3_ERI	_	_	—	0x1A ^{*1}	_	_	_	_
SCI3_AM	_	_	_	_	_	_	0x1D ^{*1}	_
SCI9_RXI	_	_	_	_	0x1E	_	_	_
SCI9_TXI	_	_	_	_	_	0x1C	_	_
SCI9_TEI	_	_	—	_	_	_	0x1E ^{*1}	_
SCI9_ERI	_	_	—	_	_	_	_	0x1A ^{*1}
SCI9_AM	_	—	—	0x1B ^{*1}	—	_	—	_
SPI0_SPRI	0x14	—	—	—	0x14	_	—	—
SPI0_SPTI	-	0x11	—	—	_	0x11	_	_
SPI0_SPII	-	—	0x10 ^{*1}	-	—	-	0x10 ^{*1}	—



	IELSRn.IELS	_SRn.IELS[4:0]							
Name	Group 0 (n = 0/8/16/24)	Group 1 (n = 1/9/17/25)	Group 2 (n = 2/10/18/26)	Group 3 (n = 3/11/19/27)	Group 4 (n = 4/12/20/28)	Group 5 (n = 5/13/21/29)	Group 6 (n = 6/14/22/30)	Group 7 (n = 7/15/23/31)	
SPI0_SPEI	_	—	—	0x10 ^{*1}	—	—	—	0x10 ^{*1}	
SPI0_SPTEND	_	—	0x11 ^{*1}	—	—	—	0x11 ^{*1}	—	
SPI1_SPRI	_	_	—	_	0x1F	_	_	_	
SPI1_SPTI	_	—	—	—	_	0x1D	—	—	
SPI1_SPII	_	—	0x1D ^{*1}	—	—	—	—	—	
SPI1_SPEI	_	—	—	—	—	—	—	0x1B ^{*1}	
SPI1_SPTEND	_	—	—	—	—	—	0x1F ^{*1}	—	
AES_WRREQ	0x15	—	—	—	0x15	—	—	—	
AES_RDREQ	_	0x12	_	_	_	0x12	_	_	
TRNG_RDREQ	_	_	0x12 ^{*1}	_	_	_	0x12 ^{*1}	_	

Table 12.7Register setting for event (5 of 5)

Note 1. Use for CPU interrupt only.

Note 2. Use for DTC interrupt only.

12.4 Interrupt Operation

The ICU performs the following functions:

- Detecting interrupts
- Enabling and disabling interrupts
- Selecting interrupt request destinations such as CPU interrupt, DTC activation.

12.4.1 Detecting Interrupts

The ICU selects an event source input from a peripheral function interrupt or an external pin interrupt with IELSRn.IELS [4:0].

The accepted interrupt source sets the IELSRn.IR to 1 and sends an interrupt request to the NVIC.

External pin interrupt requests are detected by either:

- Edges (falling edge, rising edge, or rising and falling edges)
- Level (low level) of the interrupt signal.

Set the IRQCRi.IRQMD[1:0] bits to select the detection mode for the IRQi pins. For interrupt sources associated with peripheral modules, see Table 12.3 and Table 12.4. Events must be accepted by the NVIC before an interrupt occurs and is accepted by the CPU.







12.5 Interrupt setting procedure

12.5.1 Enabling Interrupt Requests

The procedure for enabling an interrupt request is as follows:

- 1. Set the Interrupt Set-Enable register (NVIC_ISER).
- 2. Set the IELSRn.IELS[4:0] bits as the interrupt source.
- 3. Specify the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).

12.5.2 Disabling Interrupt Requests

The procedure to disable the interrupt request is as follows:

- 1. Disable the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).
- 2. Clear the interrupt source setting (IELSRn.IELS[4:0] = 0x00).
- 3. Clear the interrupt status flag (IELSRn.IR = 0).
- 4. Clear the interrupt Clear-Enable register (NVIC_ICER) and interrupt Clear-Pending register (NVIC_ICPR).

12.5.3 Polling for interrupts

The procedure for polling for interrupt requests is as follows:

- 1. Set the Interrupt Clear-Enable register (NVIC_ICER).
- 2. Set the IELSRn.IELS[4:0] bits as the interrupt source.
- 3. Specify the operation settings for the event source, such as snooze mode cancellation (SELSR0.SELS[7:0]), software standby mode cancellation (WUPEN register setting).
- 4. Poll the interrupt Set-Pending register (NVIC_ISPR).

12.5.4 Selecting Interrupt Request Destinations

The available destinations are fixed for each interrupt, as described in Table 12.3, Table 12.4 and Table 12.6.

The interrupt output destination, CPU, or DTC can be independently selected for each interrupt source.

Use an interrupt request destination setting that is indicated by a " \checkmark " in the event list.



If the DTC is selected as the destination for requests from an IRQi pin, you must set the IRQCRi.IRQMD[1:0] bits for that interrupt to select edge detection.

12.5.4.1 CPU interrupt request

When IELSRn.DTCE = 0, the event specified in the IELSRn register is output to the NVIC. Set the IELSRn.IELS[4:0] bits to the target event and set the IELSRn.DTCE bit to 0.

12.5.4.2 DTC activation

When IELSRn.DTCE = 1, the event specified in the IELSRn register is output to the DTC. Use the following procedure:

- 1. Set the IELSRn.IELS[4:0] bits to the target event and set the IELSRn.DTCE bit to 1.
- 2. Set the DTC Module Start bit (DTCST.DTCST) to 1.

Table 12.8 shows operation when the DTC is the interrupt request destination.

Interrupt Remaining request transfer Operation per Interrupt request destination DISEL*1 IR*2 destination operations request after transfer DTC*3 1 ≠ 0 DTC transfer → CPU Cleared on interrupt acceptance DTC by the CPU interrupt = 0 DTC transfer → CPU CPU (IELSRn.DTCE bit is Cleared on interrupt acceptance by the CPU automatically cleared) interrupt 0 ≠0 DTC transfer Cleared at the start of DTC data DTC transfer after reading DTC transfer data = 0 DTC transfer → CPU Cleared on interrupt acceptance CPU (IELSRn.DTCE bit is automatically cleared) interrupt by the CPU

Table 12.8 Operation when DTC becomes interrupt request destination

Note 1. DTC.MRB.DISEL bit controles the interrupt generates timing from DTC to CPU.

Note 2. When the IELSRn.IR flag is 1, an interrupt request (DTC activation request) that occurs again is ignored.

Note 3. For chain transfers, DTC transfer continues until the last chain transfer ends. The DISEL bit state and the remaining transfer count determine whether a CPU interrupt occurs, the IELSRn.IR flag clear timing, and the interrupt request destination after transfer. See Table 15.2 in section 15, Data Transfer Controller (DTC).

12.5.5 Digital Filter

A digital filter function is provided for the external interrupt request pins IRQi, (i = 0 to 7) and the NMI pin interrupt. It samples input signals on the filter PCLKB sampling clock and removes any signal with a pulse width less than 3 sampling cycles.

To use the digital filter for an IRQi pin:

- 1. Set the sampling clock cycle to PCLKB, PCLKB/8, PCLKB/32, or PCLKB/64 in the IRQCRi.FCLKSEL[1:0] bits (i = 0 to 7).
- 2. Set the IRQCRi.FLTEN bit (i = 0 to 7) to 1 (digital filter enabled).

To use the digital filter for an NMI pin:

- 1. Set the sampling clock cycle to PCLKB, PCLKB/8, PCLKB/32, or PCLKB/64 in the NMICR.NFCLKSEL[1:0] bits.
- 2. Set the NMICR.NFLTEN bit to 1 (digital filter enabled).

Figure 12.3 shows an example of digital filter operation.





Before entering Software Standby mode, disable the digital filters by clearing the IRQCRi.FLTEN and NMICR.NFLTEN bits. The ICU clock stops in Software Standby mode.

On exiting Software Standby mode, the circuit detects the edge by comparing the state before standby to the state after standby release. If the input changes during Software Standby mode, an incorrect edge might be detected. The digital filters can be enabled again after exiting Software Standby mode.

During Software Standby Mode, the digital filter is forcibly turned off by Hardware. After returning to normal mode from Software Standby Mode, follow the values of IRQCRi.FLTEN (i = 0 to 15) and NMICR.NFLTEN. Once the filter is disabled, the event information sampled up to that point will be lost.

12.5.6 External Pin Interrupts

To use external pin interrupts:

- 1. Configure I/O ports settings.
- 2. Clear the IRQCRi.FLTEN bit (i = 0 to 7) to 0 (digital filter disabled).
- 3. Set the IRQMD[1:0] bits of the given IRQCRi register (i = 0 to 7) to select the senses of detection.
- 4. Set the FCLKSEL[1:0] bits, and the FLTEN bit of the IRQCRi register.
- 5. Select the IRQ pin as follows:
 - If the IRQ pin is to be used for CPU interrupt requests, set the IELSRn.IELS[4:0] bits and the IELSRn.DTCE bit to 0.
 - If the IRQ pin is to be used for DTC activation, set the IELSRn.IELS[4:0] bits and the IELSRn.DTCE bit to 1.

12.6 Non-Maskable Interrupt Operation

The following sources can trigger a non-maskable interrupt:

- NMI pin interrupt
- Oscillation stop detection interrupt
- WDT underflow/refresh error interrupt
- IWDT underflow/refresh error interrupt
- Voltage monitor 1 interrupt
- Voltage monitor 2 interrupt



- SRAM parity error interrupt
- SRAM ECC error interrupt
- Bus master MPU error interrupt
- Bus slave MPU error interrupt
- CPU stack pointer monitor interrupt

Non-maskable interrupts can only be used with the CPU, not to activate the DTC. Non-maskable interrupts take precedence over all other interrupts. The non-maskable interrupt states can be verified in the Non-Maskable Interrupt Status Register (NMISR). Confirm that all bits in the NMISR are 0 before returning from the NMI handler.

Non-maskable interrupts are disabled by default. To use non-maskable interrupts:

- 1. Clear the NMICR.NFLTEN bit to 0 (digital filter disabled).
- 2. Set the NMIMD bit, NFCLKSEL[1:0] bits, and NFLTEN bit of NMICR register.
- 3. Write 1 to the NMICLR.NMICLR bit to clear the NMISR.NMIST flag to 0.
- 4. Enable the non-maskable interrupt by writing 1 to the associated bit in the Non-Maskable Interrupt Enable Register (NMIER).

After 1 is written to the NMIER register, subsequent write access to the NMIEN bit in NMIER is ignored. An NMI cannot be disabled when enabled, except by a reset.

12.7 Return from Low Power Modes

Table 12.4 lists the interrupt sources that can be used to exit Sleep or Software Standby mode. For more information, see section 10, Low Power Modes.

12.7.1 Return from Sleep Mode

To return from Sleep mode in response to an interrupt:

non-maskable interrupt

• Use the NMIER register to enable the target interrupt request.

maskable interrupt

- Select the CPU as the interrupt request destination.
- Enable the interrupt in the NVIC.

12.7.2 Return from Software Standby Mode

The ICU returns from Software Standby mode using a non-maskable interrupt or a maskable interrupt. For maskable interrupt of canceling source, see Table 12.4.

To return from Software Standby mode:

- 1. Select the interrupt source that enables return from Software Standby:
 - For non-maskable interrupts, use the NMIER register to enable the target interrupt request
 - For maskable interrupts, use the WUPEN register to enable the target interrupt request.
- 2. Select the CPU as the interrupt request destination
- 3. Enable the interrupt in the NVIC.

Interrupt requests through the IRQn pins that do not satisfy these conditions are not detected while the clock is stopped in Software Standby mode.

12.7.3 Return from Snooze Mode

The ICU can return to Normal mode from Snooze mode using the interrupts provided for this mode.

To return to Normal mode from Snooze mode:



- 1. Set the number of the required interrupt request in SELSR0.SELS[7:0]
- 2. Set the value 0x03 (ICU_SNZCANCEL) in IELSRn.IELS[4:0] (n = one of following numbers: 0, 4, 8, 12, 16, 20, 24, and 28).
- 3. Select the CPU as the interrupt request destination.
- 4. Enable the interrupt in the NVIC.
- Note: In Snooze mode, a clock is supplied to the ICU. If an event selected in IELSRn is detected, the CPU acknowledges the interrupt after returning to Normal mode from Software Standby mode.

12.8 Using the WFI Instruction with Non-Maskable Interrupts

Whenever a WFI instruction is executed, confirm that all status flags in the NMISR register are 0.

12.9 Reference

• ARM[®] Cortex[®]-M23 Processor Technical Reference Manual (ARM DDI 0550C)



13. Buses

13.1 Overview

Table 13.1 lists the bus specifications, Figure 13.1 shows the bus configuration, and Table 13.2 lists the addresses assigned for each bus.

Table 13.1	Bus specifications
	Dus specifications

Bus type		Description			
Main bus	System bus (CPU)	Connected to CPUConnected to on-chip memory and internal peripheral bus			
	DMA bus	Connected to DTCConnected to on-chip memory and internal peripheral bus			
Slave interface	Memory bus 1	Connected to code flash memory			
	Memory bus 4	Connected to SRAM0			
	Internal peripheral bus 1	Connected to system control related to peripheral modules			
	Internal peripheral bus 3	 Connected to peripheral modules (CAC, ELC, I/O Ports, POEG, RTC, WDT, IWDT, IIC, CAN, ADC12, DAC12, DOC, GPT, SCI, SPI, and CRC) Connected to peripheral modules (KINT, AGT, ACMPLP, and CTSU) 			
	Internal peripheral bus 7	Connected to peripheral modules(AES,TRNG)			
	Internal peripheral bus 9	Connected to flash memory (in P/E (Programming/Erasure)), data flash memory and TSN			



Figure 13.1 Bus configuration

Table 13.2	Addresses assigned for each bus (1	1 of 2)
	Addresses assigned for each bas (,

Address	Bus	Area
0x0000_0000 to 0x01FF_FFFF	Memory bus 1	Code flash memory
0x2000_0000 to 0x2000_7FFF	Memory bus 4	SRAM0
0x4000_0000 to 0x4001_8FFF	Internal peripheral bus 1	Peripheral I/O registers


Address	Bus	Area
0x4001_9000 to 0x4001_9FFF	Memory bus 4	MTB I/O registers
0x4001_A000 to 0x4001_FFFF	Internal peripheral bus 1	Peripheral I/O registers
0x4004_0000 to 0x400B_FFFF	Internal peripheral bus 3	
0x400C_0000 to 0x400D_FFFF	Internal peripheral bus 7	Peripheral I/O registers(AES,TRNG)
0x4010_0000 to 0x407F_FFFF	Internal peripheral bus 9	Flash memory (in P/E), data flash memory and TSN

 Table 13.2
 Addresses assigned for each bus (2 of 2)

13.2 Description of Buses

13.2.1 Main Buses

The main buses consist of the system bus and DMA bus. The system bus and DMA bus are connected to the following:

- Code flash memory
- SRAM0
- Data flash memory
- Internal peripheral bus

The system bus is used for instruction and data accesses to the CPU.

Different master and slave transfer combinations can proceed simultaneously. In addition, requests for bus access from masters other than the DTC are not accepted during reads of transfer control information for the DTC.

13.2.2 Slave Interface

For connections from the main bus to the slave interfaces, see the slave interfaces in section 13.1. Overview.

Bus access from the system bus and DMA bus is arbitrated and has the following fixed priority order:

DMA bus > system bus

Different master and slave transfer combinations can proceed simultaneously.

13.2.3 Parallel Operations

Parallel operations are possible when different bus masters request access to different slave modules. Figure 13.2 shows an example of parallel operations. In this example, the CPU uses the instruction and operand buses for simultaneous access to the flash and SRAM, respectively. Additionally, the DTC simultaneously uses the DMA bus for access to a peripheral bus during access to the flash and SRAM by the CPU.



Figure 13.2 Example of parallel operations

13.2.4 Restriction on Endianness

Memory space must be little-endian to execute code on the Cortex[®]-M23 core.



13.3 Register Descriptions

13.3.1 BUSMCNTx : Master Bus Control Register x (x = SYS, DMA)

Base address:	BUS = 0)x4000_3	3000													
Offset address:	0x1008 0x100C	(BUSMC (BUSMC	NTSYS) CNTDMA) ()												
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	IERES	_	_	_	_	_	_	_	_	_	_	—		_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
14:0	—	These bits are read as 0. The write value should be 0.	R/W
15	IERES	nore Error Responses R	
		0: A bus error is reported. 1: A bus error is not reported.	

Note: Changing reserved bits from the initial value of 0 is prohibited. Operation during the change is not guaranteed.

IERES bit (Ignore Error Responses)

The IERES bit specifies the enable or disable of an error response of the AHB-Lite protocol.

Table 13.3 lists the registers associated with each bus type.

Table 13.3 Associations between bus types and registers

Bus type	Master Bus Control Register	Bus Error Address Register	Bus Error Status Register
System bus (CPU)	BUSMCNTSYS	BUS3ERRADD	BUS3ERRSTAT
DMA bus	BUSMCNTDMA	BUS4ERRADD	BUS4ERRSTAT

13.3.2 BUSnERRADD : Bus Error Address Register n (n = 3, 4)

```
Base address: BUS = 0x4000_3000
Offset address: 0x1820 (n = 3)
                0x1830 (n = 4)
    Bit position: 31
                                                                                                                                                    0
        Bit field
                                                                             BERAD[31:0]
Value after reset: x
                                                                                                                                               х
                              х
                                                                                х
                                                                                    х
                                                                                        х
                                                                                                                              х
                                                                                                                                   х
                                                                                                                                       х
                                                                                                                                           х
```

Bit	Symbol	Function	R/W
31:0	BERAD[31:0]	Bus Error Address When a bus error occurs, these bits store the error address.	R

Note: BUSnERRADD is only cleared by resets other than MPU-related resets. For more information, see section 5, Resets, and section 14, Memory Protection Unit (MPU).

Table 13.3 lists the registers associated with each bus type.

BERAD[31:0] bits (Bus Error Address)

The BERAD[31:0] bits store the accessed address when a bus error occurred. For more information, see the description of the ERRSTAT flag in section 13.3.3. BUSnERRSTAT : BUS Error Status Register n (n = 3, 4) and section 13.4. Bus Error Monitoring Section.

The value of the BUSnERRADD.BERAD[31:0] bits (n = 3, 4) is valid only when the BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.



13.3.3 BUSnERRSTAT : BUS Error Status Register n (n = 3, 4)

Base address:	BUS = (3US = 0x4000_3000						
Offset address:	0x1824 0x1834	(n = 3) (n = 4)						
Bit position:	7	6	5	4	3	2	1	0
Bit field:	ERRS TAT	_	_	_	_	_	_	ACCS TAT
Value after reset:	0	0	0	0	0	0	0	x

Bit	Symbol	Function	R/W
0	ACCSTAT	or Access Status flag cess status when the error occurred:	
		0: Read access 1: Write access	
6:1	—	hese bits are read as 0.	
7	ERRSTAT	Bus Error Status flag 0: No bus error occurred. 1: Bus error occurred.	R

Note: BUSnERRADD is only cleared by resets other than MPU-related resets. For more information, see section 5, Resets, and section 14, Memory Protection Unit (MPU).

Table 13.3 lists the registers associated with each bus type.

ACCSTAT flag (Error Access Status flag)

The ACCSTAT flag indicates the access status, write or read access, when a bus error occurs. For more information, see the description of the BUSnERRSTAT.ERRSTAT flag and section 13.4. Bus Error Monitoring Section.

The value is valid only when the BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.

ERRSTAT flag (Bus Error Status flag)

The ERRSTAT flag indicates whether a bus error occurred. When a bus error occurs, the access address and status of write or read access are stored. The BUSnERRSTAT.ERRSTAT flag (n = 3, 4) is set to 1.

For more information on bus errors, see section 13.4. Bus Error Monitoring Section and section 14, Memory Protection Unit (MPU).

13.4 Bus Error Monitoring Section

The monitoring system monitors each individual area, and whenever it detects an error, it returns the error to the requesting master IP using the AHB-Lite error response protocol.

13.4.1 Error Type that Occurs by Bus

Three types of errors can occur on each bus:

- Illegal address access
- Bus master MPU error
- Bus slave MPU error

section 13.4.3. Conditions for issuing illegal Address Access Errors lists the address ranges where access leads to illegal address access errors. The reserved area in the slave does not trigger an illegal address access error.

For more information on bus master MPU and bus slave MPU, see section 14, Memory Protection Unit (MPU).

13.4.2 Operation when a Bus Error Occurs

When a bus error occurs, operation is not guaranteed and the error is returned to the requesting master IP. The bus error information occurred in each master is stored in the BUSnERRADD and BUSnERRSTAT registers. These registers must be



cleared by reset only. For more information, see section 13.3.2. BUSnERRADD : Bus Error Address Register n (n = 3, 4) and section 13.3.3. BUSnERRSTAT : BUS Error Status Register n (n = 3, 4).

Note: DTC does not receive bus errors. If the DTC accesses the bus, the transfer continues.

13.4.3 Conditions for issuing illegal Address Access Errors

Table 13.4 lists the address spaces for each bus that issue illegal address access errors.

Table 13.4 Conditions leading to illegal address access errors

		Main buses	
Address	Slave bus name	System bus(CPU)	DMA bus
0x0000_0000 to 0x01FF_FFFF	Memory bus 1	—	_
0x0200_0000 to 0x1FFF_FFF	Reserved	E	E
0x2000_0000 to 0x2000_7FFF	Memory bus 4	_	_
0x2000_8000 to 0x3FFF_FFF	Reserved	E	E
0x4000_0000 to 0x4001_8FFF	Internal peripheral bus 1	_	_
0x4001_9000 to 0x4001_9FFF	Memory bus 4	_	_
0x4001_A000 to 0x4001_FFFF	Internal peripheral bus 1	_	_
0x4002_0000 to 0x4003_FFFF	Reserved	E	E
0x4004_0000 to 0x400B_FFFF	Internal peripheral bus 3	—	_
0x400C_0000 to 0x400D_FFFF	Internal peripheral bus 7	_	_
0x400E_0000 to 0x400F_FFFF	Reserved	E	E
0x4010_0000 to 0x407F_FFFF	Internal peripheral bus 9	_	_
0x4080_0000 to 0xDFFF_FFFF	Reserved	E	E
0xE000_0000 to 0xFFFF_FFF	System for Cortex [®] -M23	_	E

Note: E indicates the path where an illegal address access error occurs.

- indicates the path where an illegal address access error does not occur.

Note: The bus module detects an access error resulting from access to reserved area, for example if no area is assigned for the slave. 0x0200_0000 to 0x1FFF_FFFF: Access error detection.

0x0000_0000 to 0x01FF_FFFF: Memory bus 1 no access error detection.

13.5 References

- 1. ARM[®]v8-M Architecture Reference Manual (ARM DDI0553B.a)
- 2. ARM[®] Cortex[®]-M23 Processor User Guide (ARM DUI0963B)
- 3. ARM[®] AMBA[®] 5 AHB-Lite Protocol Specification (ARM IHI0033B.b)



14. Memory Protection Unit (MPU)

14.1 Overview

The MCU has four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided.

Table 14.1 lists the MPU specifications, and Table 14.2 shows the behavior on detection of each MPU error.

Table 14.1	MPU specifications

Classification	Module/Function	Specifications
Illegal memory access Illegal address access		 Arm CPU has a default memory map. If the CPU makes an illegal address access, a Hard Fault occurs The Arm MPU can change a default memory map.
	CPU stack pointer monitor	 2 regions: Main Stack Pointer (MSP) Process Stack Pointer (PSP).
Memory protection	Arm MPU	Memory protection function for the CPU:8 MPU regions with sub regions and background region.
	Bus master MPU	Memory protection function for each bus master except for the CPU: • Bus master MPU group A: 4 regions
	Bus slave MPU	Memory protection function for each bus slave
Security	Security MPU	 Protect accesses from non-secure programs to the following secure regions: 2 regions (PC) 4 regions (code flash, SRAM, 2 secure functions).

Table 14.2Behavior on MPU error detection

MPU type	Notice method	Bus access at error detection	Storing of error access information
CPU stack pointer monitor	Reset or non-maskable interrupt	Don't care	Not stored
Arm MPU	Hard fault	Does not correctly have write accessDoes not correctly have read access.	Not stored
Bus master MPU	Reset or non-maskable interrupt	Write access to the protection regionRead access to the protection region.	Stored
Bus slave MPU	Reset or non-maskable interrupt	Write access ignoredRead access is read as 0.	Stored
Security MPU	Not notified	Does not correctly have write accessDoes not correctly have read access.	Not stored

For information on error access for the Arm MPU, see section 14.8. References. For information on error access for other MPUs, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses.

14.2 CPU Stack Pointer Monitor

The CPU stack pointer monitor detects underflows and overflows of the stack pointer. Because the Arm CPU has two stack pointers, a Main Stack Pointer (MSP) and a Process Stack Pointer (PSP), it supports two CPU stack pointer monitors. If a stack pointer underflow or overflow is detected, the CPU stack pointer monitor generates a reset or a non-maskable interrupt. The CPU stack pointer monitor is enabled by setting the Stack Pointer Monitor Enable bits in the Stack Pointer Monitor Access Control Register (MSPMPUCTL, PSPMPUCTL) to 1.

Table 14.3 lists the specifications of the CPU stack pointer monitor. Figure 14.1 shows a CPU stack pointer monitor block diagram and Figure 14.2 shows the CPU stack pointer monitor register setting flow.

Table 14.3 CPU stack pointer monitor specifications (1 of 2)

Parameter	Description
Region to be monitored	SRAM region



Table 14.3 CPU stack pointer monitor specifications (2 of 2)

Parameter	Description
Number of regions	2 regions: • Main Stack Pointer (MSP) • Process Stack Pointer (PSP).
Address specification for individual regions	Specifying start and end addresses for individual regions
Stack pointer monitor enable or disable setting for individual regions	Enabling or disabling stack pointer monitor for individual regions
Operation on error detection	Reset or non-maskable interrupts
Register protection	Prevents illegal writing to the CPU stack pointer monitor register





Figure 14.1 CPU stack pointer monitor block diagram





Figure 14.2 CPU stack pointer monitor register setting flow

14.2.1 Protecting the Registers

Registers related to the CPU stack pointer monitor can be protected with the associated PROTECT bit. For details, see section 14.2.3.7. MSPMPUPT, PSPMPUPT : Stack Pointer Monitor Protection Register.

14.2.2 Overflow and Underflow Errors

The CPU stack pointer monitor generates an error if an overflow or underflow error is detected. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or reset.

The non-maskable interrupt status is indicated in ICU.NMISR.SPEST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.SPERF. For details, see section 5, Resets.

When ICU.NMISR.SPEST indicates that a CPU stack pointer monitor interrupt occurred, check the ERROR flags in MSPMPUCTL and PSPMPUCTL registers to determine whether it is a main stack pointer monitor error or a process stack pointer monitor error.

A non-maskable interrupt is generated continuously while the stack pointer overflows or underflows. To clear the error, set the stack pointer within the specified region and then clear the non-maskable interrupt flag by setting the ICU.NMICLR.SPECLR bit to 1. Write 0 to clear the ERROR flags in the MSPMPUCTL and PSPMPUCTL registers.

14.2.3 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.

14.2.3.1 MSPMPUSA : Main Stack Pointer (MSP) Monitor Start Address Register

Base address:	RM	PU =	= 0x4	000	_000	00																										
Offset address:	0xD	08																														
Bit position:	31																															0
Bit field:															MSF	PMPL	JSA[:	31:0]														
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x



Bit	Symbol	Function	R/W
31:0	MSPMPUSA[31:0]	Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas.	R/W

The MSPMPUSA and MSPMPUEA registers specify the CPU stack region of SRAM (0x1FF0_0000 to 0x200F_FFFF, excluding reserved areas). For SRAM area to be covered, see section 4.1. Address Space.

14.2.3.2 MSPMPUEA : Main Stack Pointer (MSP) Monitor End Address Register

Base address:	RM	PU =	= 0x4	000	_000	00																										
Offset address:	0xD	0C																														
Bit position:	31																															0
Bit field:															MSF	PMPL	JEA[31:0]														
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x

Bit	Symbol	Function	R/W
31:0	MSPMPUEA[31:0]	Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. For SRAM area to be covered, see section 4.1. Address Space.	R/W

14.2.3.3 PSPMPUSA : Process Stack Pointer (PSP) Monitor Start Address Register

Base address:	RMPU = 0x4000_	_0000

Offset address: 0xD18

Bit position: 31 0 Bit field: PSPMPUSA[31:0] х х x x x x x x x х х х Value after reset: x х х х х х х х х х х х х х х х х х х х

Bit	Symbol	Function	R/W
31:0	PSPMPUSA[31:0]	Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas.	R/W

The PSPMPUSA and PSPMPUEA registers specify the CPU stack region of SRAM (0x1FF0_0000 to 0x200F_FFFF, excluding reserved areas). For SRAM area to be covered, see section 4.1. Address Space.

14.2.3.4 PSPMPUEA : Process Stack Pointer (PSP) Monitor End Address Register

Base address:	RM	PU =	= 0x4	000	_000	00																										
Offset address:	0xD	1C																														
Bit position:	31																															0
Bit field:															PSP	MPL	JEA[3	31:0]														
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x



Bit	Symbol	Function	R/W
31:0	PSPMPUEA[31:0]	Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. For SRAM area to be covered, see section 4.1. Address Space.	R/W

14.2.3.5 MSPMPUOAD, PSPMPUOAD : Stack Pointer Monitor Operation After Detection Register

Base address:	RMPU :	= 0x4000	_0000													
Offset address:	0xD00 (0xD10 (MSPMP PSPMPU	UOAD) JOAD)													
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				KEY	[7:0]				_	_	_	_	_	_	_	OAD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	OAD	Operation after Detection	R/W
		0: Non-maskable interrupt 1: Reset	
7:1	—	These bits are read as 0. The write value should be 0.	R/W
15:8	KEY[7:0]	Key Code These bits enable or disable writes to the OAD bit	R/W ^{*1}

Note 1. Write data is not retained.

OAD bit (Operation after Detection)

The OAD bit selects either a reset or a non-maskable interrupt when a stack pointer underflow or overflow is detected by the CPU stack pointer monitor.

The main and the process stack pointer monitors each uses an OAD bit to determine which signal is generated when a stack pointer underflow or overflow is detected. Write 0xA5 in KEY[7:0] bits in halfword access simultaneously when setting the OAD bit.

KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the OAD bit. When writing to the OAD bit, simultaneously write 0xA5 to KEY[7:0] bits. When values other than 0xA5 are written to the KEY[7:0] bits, the OAD bit is not updated. The KEY[7:0] bits are always read as 0x00.

14.2.3.6 MSPMPUCTL, PSPMPUCTL : Stack Pointer Monitor Access Control Register

Base address:	RMPU :	= 0x4000	_0000													
Offset address:	0xD04 (0xD14 (MSPMP PSPMPU	UCTL) JCTL)													
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_		—	_	_	_	_	ERRO R	—	—	_	_	_	_	—	ENAB LE
Value after reset:	0	0	0	0	0	0	0	0/1*1	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	ENABLE	Stack Pointer Monitor Enable	R/W
		0: Stack pointer monitor is disabled	
		1: Stack pointer monitor is enabled	



Bit	Symbol	Function	R/W
7:1	—	These bits are read as 0. The write value should be 0.	R/W
8	ERROR	Stack Pointer Monitor Error Flag 0: Stack pointer has not overflowed or underflowed 1: Stack pointer has overflowed or underflowed	R/W
15:9	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. The initial value depends on the reset generation sources.

ENABLE bit (Stack Pointer Monitor Enable)

The ENABLE bit enables or disables the stack pointer monitor function, independently set for the main stack pointer monitor and the process stack pointer monitor.

When the MSPMPUCTL.ENABLE bit is set to 1, the following registers are available:

- MSPMPUSA
- MSPMPUEA
- MSPMPUOAD.

When the PSPMPUCTL.ENABLE bit is set to 1, the following registers are available:

- PSPMPUSA
- PSPMPUEA
- PSPMPUOAD.

ERROR flag (Stack Pointer Monitor Error Flag)

The ERROR flag indicates the status of the stack pointer monitor. Each stack pointer monitor has an independent ERROR flag.

[Setting condition]

• Overflow or underflow of the stack pointer.

[Clearing condition]

- 0 is written to this flag
- A reset other than the bus master MPU error reset, bus slave MPU error reset, and stack pointer error reset. (For the details of reset factors, see section 5, Resets.)

Note: Only 0 can be written to the ERROR flag.

14.2.3.7 MSPMPUPT, PSPMPUPT : Stack Pointer Monitor Protection Register

Base address:	RMPU	= 0x4000	_0000													
Offset address:	0xD06 0xD16	(MSPMP) PSPMPI	UPT) JPT)													
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				KEY	[7:0]				_	_	_	_	_	_	_	PROT ECT
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	PROTECT	Protection of Register	R/W
		0: Stack pointer monitor register writes are permitted.	
		1: Stack pointer monitor register writes are protected. Reads are permitted	
7:1	—	These bits are read as 0. The write value should be 0.	R/W
15:8	KEY[7:0]	Key Code These bits enable or disable writes to the PROTECT bit	R/W ^{*1}



Note 1. Write data is not retained.

PROTECT bit (Protection of Register)

The PROTECT bit enables or disables writes to the associated registers to be protected, independently set for the main stack pointer monitor and the process stack pointer monitor.

MSPMPUPT.PROTECT controls the following main stack pointer protection registers:

- MSPMPUCTL
- MSPMPUSA
- MSPMPUEA.

PSPMPUPT.PROTECT controls the following process stack pointer protection registers:

- PSPMPUCTL
- PSPMPUSA
- PSPMPUEA.

When writing to the PROTECT bit, simultaneously write 0xA5 to the KEY[7:0] bits, using halfword access.

KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the PROTECT bit simultaneously. When writing to the PROTECT bit, write 0xA5 to KEY[7:0] bits. When values other than 0xA5 are written to the KEY[7:0] bits, the PROTECT bit is not updated. The KEY[7:0] bits are always read as 0.

14.3 Arm MPU

The Arm MPU monitors the addresses accessed by the CPU across the entire address space (0x0000_0000 to 0xFFFF_FFF) and provides support for:

- 8 protected regions
- Setting access permissions to protected region (Read, Write, Execution)
- Export of memory attributes to the system.

Arm MPU mismatches and permission violations invoke the programmable-priority MemManage fault (Hard Fault) handler. For details, see section 14.8. References.

14.4 Bus Master MPU

The bus master MPU monitors the addresses accessed by the bus masters in the entire address space (0x0000_0000 to 0xFFFF_FFFF). The access control information, consisting of read and write permissions, can be independently set for up to 4 regions. The bus master MPU monitors access to each region based on these settings.

If access to a protected region is detected, the bus master MPU generates an internal reset or a non-maskable interrupt. For information on error access, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses.

The access control information for each area consists of protected/not-protected to read or write.

Table 14.4 lists the specifications of the bus master MPU, and Figure 14.3 shows a block diagram.

Table 14.4 Bus master MPU specifications (1 of 2)

Parameter	Description
Protected master groups	Bus master MPU group A: DMA bus
Protected regions	0x0000_0000 to 0xFFFF_FFF
Number of regions	Bus master MPU group A: 4 regions
Address specification for individual regions	Specifying start and end address for individual regions
Enable or disable setting for memory protection in individual regions	Enabling or disabling setting for the associated region



Table 14.4 Bus master MPU specifications (2 of 2)

Parameter	Description
Access-control settings for individual regions	Permission for read and write
Operation on error detection	Reset or non-maskable interrupts
Register protection	Protecting registers from illegal writes



Figure 14.3 MPU bus master block diagram

Figure 14.4 shows the MPU bus master MPU group A.



14.4.1 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.



1 0

14.4.1.1 MMPUSAn : Group A Region n Start Address Register (n = 0 to 3)

Base address:	RMPU = 0x4000_0000
Offset address:	0x204 + (0x010 × n)

Bit position:	31																														1	0
Bit field:															MM	IPUS	SA[31	:0]														
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0	0

Bit	Symbol	Function	R/W
31:0	MMPUSA[31:0]	Region Start Address Address where the region starts, for use in region determination. The lower 2 bits should be 0.	R/W

14.4.1.2 MMPUEAn : Group A Region n End Address Register (n = 0 to 3)

Base address:	RM	PU =	• 0x4	000	_000	00																								
Offset address:	0x2	08 +	0x0	10 ×	n																									
Bit position:	31																													
Bit field:															MM	IPUE	EA[31	:0]												
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x	x	x

Bit	Symbol	Function	R/W
31:0	MMPUEA[31:0]	Region End Address Address where the region ends, for use in region determination. The lower 2 bits should be 1.	R/W

14.4.1.3 MMPUACAn : Group A Region n access control register (n = 0 to 3)

Base address: RMPU = 0x4000_0000 Offset address: 0x200 + 0x010 × n Bit position: 0 15 14 13 12 10 2 1 11 9 8 7 6 5 4 3 ENAB WP RP Bit field: _ _ _ ____ _ ____ _ ____ _ _ _ LE Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	ENABLE	Region Enable	R/W
		1: Group A region n enabled	
1	RP	Read Protection	R/W
		0: Read permission 1: Read protection	
2	WP	Write Protection	R/W
		0: Write permission 1: Write protection	
15:3	_	These bits are read as 0. The write value should be 0.	R/W

The ENABLE, RP, and WP bits are individually configurable for each group A region n.

ENABLE bit (Region Enable)

The ENABLE bit enables or disables group A region n.



When the ENABLE bit is set to 1, the RP bit and the WP bit can be set to permit or protect access to the region that is set in MMPUSAn and MMPUEAn. When the ENABLE bit is set to 0, no region is specified for group A region n access.

RP bit (Read Protection)

The RP bit enables or disables read protection for group A region n. The RP bit is available when the ENABLE bit is set to 1.

WP bit (Write Protection)

The WP bit enables or disables write protection for group A region n. The WP bit is available when the ENABLE bit is set to 1.

MMPUACAn.ENABLE	MMPUACAn.RP	MMPUACAn.WP	Access	Region	Output of group A region n
0	—	—	Read	_	Outside of region
			Write		Outside of region
1	0	0	Read	Inside	Permitted region
				Outside	Outside of region
			Write	Inside	Permitted region
				Outside	Outside of region
	0	1	Read	Inside	Permitted region
				Outside	Outside of region
			Write	Inside	Protected region
				Outside	Outside of region
	1	0	Read	Inside	Protected region
				Outside	Outside of region
			Write	Inside	Permitted region
				Outside	Outside of region
	1	1	Read	Inside	Protected region
				Outside	Outside of region
			Write	Inside	Protected region
				Outside	Outside of region

 Table 14.5
 Function of region control circuit

Note: n = 0 to 3

Table 14.6 Function of master control circuit

MMPUCTLA.ENABLE	Output of group A region 0 unit	Output of group A region 1 unit	Output of group A region 2 to 3 unit	Function of group A
1	Protected region	Don't care	Don't care	Generate error
1	Don't care	Protected region	Don't care	Generate error
1	Don't care	Don't care	Protected region	Generate error
1	Outside of region	Outside of region	Outside of region	Generate error
Other case	•	*	*	No error

A master MPU error occurs on the following conditions:

- MMPUCTLA.ENABLE = 1, and output of one or more region n units is to a protected region
- MMPUCTLA.ENABLE = 1, and output of all region n units is outside of region.

Other cases are handled as permitted regions.



14.4.1.4 MMPUCTLA : Bus Master MPU Control Register

Base address:	RMPU =	= 0x4000	_0000													
Offset address:	0x000															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		KEY[7:0]									_	_	_	_	OAD	ENAB LE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	ENABLE	Master Group Enable	R/W
		0: Master group A disabled1: Master group A enabled	
1	OAD	Operation After Detection	R/W
		0: Non-maskable interrupt 1: Reset	
7:2	_	These bits are read as 0. The write value should be 0.	R/W
15:8	KEY[7:0]	Key Code These bits enable or disable writes to the OAD and ENABLE bits	R/W*1

Note 1. Write data is not retained.

ENABLE bit (Master Group Enable)

The ENABLE bit enables or disables the bus master MPU function of master group A.

When this bit is set to 1, MMPUACAn is available. When this bit is set to 0, MMPUACAn is unavailable, including permission for all regions. When writing to the ENABLE bit simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

OAD bit (Operation After Detection)

The OAD bit generates either a reset or non-maskable interrupt when access to the protected region is detected by the bus master MPU. When writing to the OAD bit simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the ENABLE and OAD bits. When writing to the ENABLE and OAD bits simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written to the KEY[7:0] bits, the ENABLE and the OAD bits are not updated. The KEY[7:0] bits are always read as 0x00.

14.4.1.5 MMPUPTA : Group A Protection of Register

Base address:	RMPU =	= 0x4000	_0000													
Offset address:	0x102															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	KEY[7:0]								_	_	_	_	_	_	_	PROT ECT
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	PROTECT	Protection of Register	R/W
		 All bus master MPU group A register writes are permitted. All bus master MPU group A register writes are protected. Reads are permitted. 	
7:1	_	These bits are read as 0. The write value should be 0.	R/W
15:8	KEY[7:0]	Key Code These bits enable or disable writes to the PROTECT bit	R/W*1

Note 1. Write data is not retained.



PROTECT bit (Protection of Register)

The PROTECT bit enables or disables writes to the associated registers to be protected.

MMPUPTA.PROTECT controls the bus master MPU group A protection registers. The following registers are protected by MMPUPTA.PROTECT:

- MMPUSAn
- MMPUEAn
- MMPUACAn
- MMPUCTLA.

When the PROTECT bit is set simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the PROTECT bit. When writing to the PROTECT bit simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written to the KEY[7:0] bits, the PROTECT bit is not updated. The KEY[7:0] bits are always read as 0x00.

14.4.2 Operation

14.4.2.1 Memory protection

The bus master MPU monitors memory access using control settings made individually for the access control regions. If access to a protected region is detected, the bus master MPU generates a memory protection error.

The bus master MPU can be set for up to 4 protected regions. Protected regions include those with overlapping permitted and protected regions, and those with two overlapping permitted regions.

The bus master MPU has group A. The memory protection function checks the address of the bus for the master group and all master group accesses are protected. The bus master MPU sets the permission for all of the regions after reset. Setting MMPUCTLA.ENABLE to 1 protects all of the regions. Each region sets up a permitted region within the protected region. If access to the protected region is detected, the bus master MPU generates an error.

Figure 14.5 shows the use case of a bus master MPU.



Figure 14.5 Use case of bus master MPU

Figure 14.6 shows the access permission or protection by the overlapping bus master MPU regions.

Access control for the overlapping regions is as follows:

- The region is handled as a protected region when output of one or more region units is a protected region
- The region is handled as a protected region when output of all region units is outside of the regions



• Other cases are handled as permitted regions.





Figure 14.7 shows the register setting flow after reset. During this register setting, stop all bus masters except the CPU.





Figure 14.8 shows the register setting flow for adding regions. During this register setting, stop all masters except the CPU.



Figure 14.8 Register setting flow for region addition

14.4.2.2 Protecting the registers

To protect the registers related to the bus master MPU, set the PROTECT bit in the MMPUPTA register.



14.4.2.3 Memory protection error

If access to a protected region is detected, the bus master MPU generates an error. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or a reset.

The non-maskable interrupt status is indicated in ICU.NMISR.BUSMST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.BUSMRF. For details, see section 5, Resets.

14.5 Bus Slave MPU

The bus slave MPU monitors access to the bus slave functions, such as flash memory or SRAM. The bus slave function can be accessed from two bus masters, the CPU, and the bus master MPU group A. The bus slave MPU has a separate protection register for each of the two bus masters, with individual access protection control. If access to a protected region is detected, the bus slave MPU generates a reset or a non-maskable interrupt, and store the bus error status, error access status, and bus error address in the I/O Registers. For details, see section 13.3. Register Descriptions and section 13.4. Bus Error Monitoring Section in section 13, Buses. The supported access control information for the individual regions consists of permission to read and write.

Table 14.7 lists the specifications of the bus slave MPU and Figure 14.9 shows a Bus slave MPU block diagram.

Specifications	Description	
Protected bus master	Bus master MPU group A:	DMA bus and System bus (CPU)
Protected bus slave function	Memory bus 1:	Code flash memory
	Memory bus 4:	SRAM0
	Internal peripheral bus 1:	Connected to peripheral modules related system control
	Internal peripheral bus 3:	Connected to peripheral modules (CAC, ELC, I/O Ports, POEG, RTC, WDT, IWDT, IIC, CAN, ADC12, DOC, GPT, SCI, SPI, CRC,KINT, AGT, DAC12, ACMPLP, CTSU, and MSTP)
	Internal peripheral bus 7:	Connected to peripheral modules (AES and TRNG)
	Internal peripheral bus 9:	Connected to flash memory(in P/E), data flash and TSN.
Access-control information settings for individual regions	Permission to read and write	
Operation on error detection	Reset or non-maskable interrupt	
Protection of register	Register can be protected from illeg	al writes

 Table 14.7
 Specifications of bus slave MPU

The bus slave MPU is located on each bus slave side and controls the permission or protection of access from each bus master to each bus slave.





Figure 14.9 Bus slave MPU block diagram

14.5.1 Register Descriptions

Note: Bus access must be stopped before writing to MPU registers.

14.5.1.1 SMPUMBIU : Access Control Register for Memory Bus 1

Base address: RMPU = 0x4000_0000

Offset address: 0xC10

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	WPGR PA	RPGR PA	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	—	These bits are read as 0. The write value should be 0.	R/W
2	RPGRPA	Master MPU Group A Read Protection	R/W
		 0: Memory protection read for master MPU group A disabled 1: Memory protection read for master MPU group A enabled 	
3	WPGRPA	Master MPU Group A Write Protection	R/W
		 0: Memory protection write for master MPU group A disabled 1: Memory protection write for master MPU group A enabled 	
15:4	—	These bits are read as 0. The write value should be 0.	R/W

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on memory bus 1.

WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on memory bus 1.



14.5.1.2 SMPUSRAM0 : Access Control Register for Memory Bus 4

Base address:	RMPU =	= 0x4000	0000_0													
Offset address:	0xC18															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_		_	_	_	_	_	_	_	_	_	_	WPGR PA	RPGR PA	WPCP U	RPCF U
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RPCPU	CPU Read Protection	R/W
		0: Memory protection for CPU read disabled1: Memory protection for CPU read enabled	
1	WPCPU	CPU Write Protection	R/W
		0: Memory protection for CPU write disabled1: Memory protection for CPU write enabled	
2	RPGRPA	Master MPU Group A Read Protection	R/W
		0: Memory protection for master MPU group A read disabled1: Memory protection for master MPU group A read enabled	
3	WPGRPA	Master MPU Group A Write Protection	R/W
		0: Memory protection for master MPU group A write disabled1: Memory protection for master MPU group A write enabled	
15:4	-	These bits are read as 0. The write value should be 0.	R/W

RPCPU bit (CPU Read Protection)

The RPCPU bit enables or disables memory protection for CPU reads on memory bus 4.

WPCPU bit (CPU Write Protection)

Base address: RMPU = 0x4000_0000

The WPCPU bit enables or disables memory protection for CPU writes on memory bus 4.

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on memory bus 4.

WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on memory bus 4.

14.5.1.3 SMPUP0BIU : Access Control Register for Internal Peripheral Bus 1

Offset address:	0xC20															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	—	—	_	_	_	_	_	_	—	_	_	_	WPGR PA	RPGR PA	WPCP U	RPCP U
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W		
0	RPCPU	PU Read Protection			
		0: Memory protection for CPU read disabled1: Memory protection for CPU read enabled			
1	WPCPU	CPU Write Protection	R/W		
		0: Memory protection for CPU write disabled1: Memory protection for CPU write enabled			



Bit	Symbol	Function	R/W
2	RPGRPA	Master MPU Group A Read Protection 0: Memory protection for master MPU group A read disabled 1: Memory protection for master MPU group A read enabled	R/W
3	WPGRPA	Master MPU Group A Write Protection 0: Memory protection for master MPU group A write disabled 1: Memory protection for master MPU group A write enabled	R/W
15:4	—	These bits are read as 0. The write value should be 0.	R/W

RPCPU bit (CPU Read Protection)

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 1.

WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 1.

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 1.

WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 1.

14.5.1.4 SMPUP2BIU : Access Control Register for Internal Peripheral Bus 3

Base address: RMPU = 0x4000_0000 Offset address: 0xC24

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	WPGR PA	RPGR PA	WPCP U	RPCP U
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RPCPU	CPU Read Protection	R/W
		0: Memory protection for CPU read disabled	
		1: Memory protection for CPU read enabled	
1	WPCPU	CPU Write Protection	R/W
		0: Memory protection for CPU write disabled	
		1: Memory protection for CPU write enabled	
2	RPGRPA	Master MPU Group A Read Protection	R/W
		0: Memory protection for master MPU group A read disabled	
		1: Memory protection for master MPU group A read enabled	
3	WPGRPA	Master MPU Group A Write Protection	R/W
		0: Memory protection for master MPU group A write disabled	
		1: Memory protection for master MPU group A write enabled	
15:4	_	These bits are read as 0. The write value should be 0.	R/W

RPCPU bit (CPU Read Protection)

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 3.

WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 3.

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 3.



WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 3.

14.5.1.5 SMPUP6BIU : Access Control Register for Internal Peripheral Bus 7

Base address:	RMPU =	= 0x4000	_0000													
Offset address:	0xC28															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	WPGR PA	RPGR PA	WPCP U	RPCP U
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RPCPU	CPU Read Protection	R/W
		0: CPU read of memory protection disabled1: CPU read of memory protection enabled	
1	WPCPU	CPU Write Protection	R/W
		0: CPU write of memory protection disabled 1: CPU write of memory protection enabled	
2	RPGRPA	Master MPU Group A Read Protection	R/W
		0: Master MPU group A read of memory protection disabled1: Master MPU group A read of memory protection enabled	
3	WPGRPA	Master MPU Group A Write Protection	R/W
		0: Master MPU group A write of memory protection disabled1: Master MPU group A write of memory protection enabled	
15:4	-	These bits are read as 0. The write value should be 0.	R/W

RPCPU bit (CPU Read Protection)

The RPCPU bit enables or disables memory protection for CPU read on internal peripheral bus 7.

WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU write on internal peripheral bus 7.

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A read on internal peripheral bus 7.

WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A write on internal peripheral bus 7.

14.5.1.6 SMPUFBIU : Access Control Register for Internal Peripheral Bus 9

Base address:	RMPU = 0x4000_	0000

Offset address: 0xC14

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	—	_	_	_	_	_	_	_	_	_	WPGR PA	RPGR PA	WPCP U	RPCP U
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function			
0	RPCPU	PU Read Protection			
		0: Memory protection for CPU read disabled			
		1: Memory protection for CPU read enabled			



Bit	Symbol	Function	R/W
1	WPCPU	CPU Write Protection 0: Memory protection for CPU write disabled 1: Memory protection for CPU write enabled	R/W
2	RPGRPA	Master MPU Group A Read Protection 0: Memory protection for master MPU group A read disabled 1: Memory protection for master MPU group A read enabled	R/W
3	WPGRPA	Master MPU Group A Write Protection 0: Memory protection for master MPU group A write disabled 1: Memory protection for master MPU group A write enabled	R/W
15:4	—	These bits are read as 0. The write value should be 0.	R/W

RPCPU bit (CPU Read Protection)

The RPCPU bit enables or disables memory protection for CPU reads on internal peripheral bus 9.

WPCPU bit (CPU Write Protection)

The WPCPU bit enables or disables memory protection for CPU writes on internal peripheral bus 9.

RPGRPA bit (Master MPU Group A Read Protection)

The RPGRPA bit enables or disables memory protection for master MPU group A reads on internal peripheral bus 9.

WPGRPA bit (Master MPU Group A Write Protection)

The WPGRPA bit enables or disables memory protection for master MPU group A writes on internal peripheral bus 9.

14.5.1.7 SMPUCTL : Slave MPU Control Register

Base address: RMPU = 0x4000_0000

Offset address: 0xC00



Bit	Symbol	Function	R/W
0	OAD	Operation After Detection	R/W
		0: Non-maskable interrupt 1: Reset	
1	PROTECT	Protection of Register	R/W
		0: All bus slave register writes are permitted1: All bus slave register writes are protected. Reads are permitted	
7:2	—	These bits are read as 0. The write value should be 0.	R/W
15:8	KEY[7:0]	Key Code These bits enable or disable writes to the OAD and PROTECT bits	R/W*1

Note 1. Write data is not retained.

OAD bit (Operation After Detection)

The OAD bit generates either a reset or non-maskable interrupt when access to the protected region is detected by the bus slave MPU. When the OAD bit is set simultaneously, write 0xA5 to the KEY[7:0] bits using halfword access.

PROTECT bit (Protection of Register)

The PROTECT bit enables or disables writes to the associated registers to be protected. SMPUCTL.PROTECT controls the following registers:

- SMPUMBIU
- SMPUFBIU



- SMPUSRAM0
- SMPUP0BIU
- SMPUP2BIU
- SMPUP6BIU.

When the PROTECT bit is set, write 0xA5 to the KEY[7:0] bits simultaneously using halfword access.

KEY[7:0] bits (Key Code)

The KEY[7:0] bits enable or disable writes to the OAD and PROTECT bits. When writing to the OAD and PROTECT bits simultaneously, write 0xA5 to the KEY[7:0] bits. When other values are written, the OAD and the PROTECT bits are not updated. The KEY[7:0] bits are always read as 0x00.

14.5.2 Functions

14.5.2.1 Memory protection

The bus slave MPU monitoring uses access control information that is set for the individual access control registers, whether or not access by the bus slaves violates the access control settings. If access to the protected region is detected, the bus slave MPU generates a memory protection error.

The bus slave MPU is enabled by writing 1 to the Write Protect (WPCPU or WPGRPA) bit or the Read Protect (RPCPU or RPGRPA) bit in the access control registers (SMPUMBIU, SMPUFBIU, SMPUSRAM0, SMPUP0BIU, SMPUP2BIU, and SMPUP6BIU).

14.5.2.2 Protecting the registers

Registers related to the bus slave MPU can be protected with the PROTECT bit in the SMPUCTL register.

14.5.2.3 Memory protection error

If access to a protected region is detected, the bus slave MPU generates a memory protection error. Set the OAD bit to select whether the error is reported as a non-maskable interrupt or reset.

The non-maskable interrupt status is indicated in ICU.NMISR.BUSSST. For details, see section 12, Interrupt Controller Unit (ICU). The reset status is indicated in SYSTEM.RSTSR1.BUSSRF. For details, see section 5, Resets.

14.6 Security MPU

The MCU incorporates a security MPU with four secure regions that include the code flash, SRAM, and two security functions. The secure regions can be protected from non-secure program accesses. A non-secure program cannot access a protected region.

Table 14.8 lists the specifications of the security MPU and Figure 14.10 shows a block diagram.

Table 14.8 Security MPU specifications

Specifications	Description
Secure regions	Code flash, SRAM, two security functions
Protected regions	0x0000_0000 to 0xFFFF_FFF
Number of regions	Program Counter = 2 regions Data Access = 4 regions
Address specification for individual regions	Setting the address where regions start and end
Enable or disable setting for memory protection in individual regions	Settings enabled or disabled for the associated region





Figure 14.10 Security MPU block diagram

14.6.1 Register Descriptions (Option-Setting Memory)

All security MPU registers are option-setting memory. Option-setting memory refers to a set of registers that are available for selecting the state of the microcontroller after a reset. The option-setting memory is allocated in the code flash.

14.6.1.1 SECMPUPCSn : Security MPU Program Counter Start Address Register n (n = 0, 1)

Address: 0x0000_0408/0x0000_2408*1 (n = 0), 0x0000_0410/0x0000_2410*1 (n = 1)

Bit position:	31	0
Bit field:	SECMPUPCS[31:0]	
Value after reset:	The value set by user	

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUPCS[31:0]	Region Start Address Address where the region starts, for use in region determination. The value range is from 0x0000_0000 to 0x000F_FFFC or 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0.	R/W

The SECMPUPCSn and SECMPUPCEn registers specify the security fetch region of the code flash memory (0x0000_0000 to 0x000F_FFFF, not including the reserved areas) or SRAM (0x1FF0_0000 to 0x200F_FFFF, not including the reserved areas).

The secure program is executed in the memory space defined by the SECMPUPCSn and SECMPUPCEn registers and can access the secure data specified in the SECMPUSm and SECMPUEm registers (m = 0 to 3).



14.6.1.2 SECMPUPCEn : Security MPU Program Counter End Address Register n (n = 0, 1)

Address: 0x0000_040C/0x0000_240C*1 (n = 0), 0x0000_0414/0x0000_2414*1 (n = 1)

Bit position:	31 0
Bit field:	SECMPUPCE[31:0]

Value after reset:

The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUPCE[31:0]	Region End Address Address where the region ends, for use in region determination. The value range is from 0x0000_0003 to 0x000F_FFFF or 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1.	R/W

14.6.1.3 SECMPUS0 : Security MPU Region 0 Start Address Register

Address: 0x0000_0418/0x0000_2418^{*1}

Bit position:	31	23			0					
Bit field:	_	_	_	-	_	_	-	_	SECMPUS[23:0]	
Value after reset:	0	0	0	0	0	0	0	0	The value set by user	_

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
23:0	SECMPUS[23:0]	Region Start Address Address where the region starts, for use in region determination. The value range is from 0x0000_0000 to 0x000F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0.	R/W
31:24	_	These bits are read as 0. When programming to the code flash, the write value should be 0.	R/W

The SECMPUS0 and SECMPUE0 registers specify the security program and data of the code flash memory $(0x0000_0000$ to $0x000F_FFFF$, not including the reserved areas). The memory space defined in the SECMPUS0 and SECMPUE0 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1). Setting of the vector table area is prohibited.

14.6.1.4 SECMPUE0 : Security MPU Region 0 End Address Register









Bit	Symbol	Function	R/W
23:0	SECMPUE[23:0]	Region End Address Address where the region ends, for use in region determination. The value range is from 0x0000_0003 to 0x000F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1.	R/W
31:24	—	These bits are read as 0. When programming to the code flash, the write value should be 0.	R/W

14.6.1.5 SECMPUS1 : Security MPU Region 1 Start Address Register

Address: 0x0000_0420/0x0000_2420*1

Bit position:	31 0
Bit field:	SECMPUS[31:0]

Value after reset:

The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUS[31:0]	Region Start Address Address where the region starts, for use in region determination. The value range is from 0x1FF0_0000 to 0x200F_FFFC, excluding reserved areas. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0.	R/W

The SECMPUS1 and SECMPUE1 registers specify the security program and data of the SRAM (0x1FF0_0000 to 0x200F_FFFF, excluding reserved areas).

The memory space defined in the SECMPUS1 and SECMPUE1 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

Setting of the stack area and the vector table are prohibited.

Address: 0x0000 0424/0x0000 2424*1

14.6.1.6 SECMPUE1 : Security MPU Region 1 End Address Register

Bit position:	31 0
Bit field:	SECMPUE[31:0]
Value after reset:	The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUE[31:0]	Region End Address Address where the region ends, for use in region determination. The value range is from 0x1FF0_0003 to 0x200F_FFFF, excluding reserved areas. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1.	R/W

14.6.1.7 SECMPUS2 : Security MPU Region 2 Start Address Register

 Address:
 0x0000_0428/0x0000_2428*1

 Bit position:
 31
 0

 Bit field:
 SECMPUS[31:0]
 0

 Value after reset:
 The value set by user
 0

Note 1. The address of these registers will be changed when the boot swap is set.



Bit	Symbol	Function	R/W
31:0	SECMPUS[31:0]	Region Start Address Address where the region starts, for use in region determination. The value range is from 0x400C_0000 to 0x400D_FFFC and 0x4010_0000 to 0x407F_FFFC. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0.	R/W

The SECMPUS2 and SECMPUE2 registers specify the secure region of the security function $(0x400C_0000 \text{ to } 0x400D_FFFF \text{ and } 0x4010_0000 \text{ to } 0x407F_FFFF)$. The memory space defined in the SECMPUS2 and SECMPUE2 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

14.6.1.8 SECMPUE2 : Security MPU Region 2 End Address Register

^{*1}

Bit position:	31 0
Bit field:	SECMPUE[31:0]
lue after reset:	The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUE[31:0]	Region End Address Address that determines where the region ends. The value range is from 0x400C_0003 to 0x400D_FFFF and 0x4010_0003 to 0x407F_FFFF. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1.	R/W

14.6.1.9 SECMPUS3 : Security MPU Region 3 Start Address Register

Address: 0x0000_0430/0x0000_2430*1

Bit position: 31 0 Bit field: SECMPUS[31:0]

Value after reset:

Va

The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.

Bit	Symbol	Function	R/W
31:0	SECMPUS[31:0]	Region Start Address Address where the region starts, for use in region determination. The value range is from 0x400C_0000 to 0x400D_FFFC and 0x4010_0000 to 0x407F_FFFC. The lower 2 bits are read as 0. When programming to the code flash, the lower 2 bits write value should be 0.	R/W

The SECMPUS3 and SECMPUE3 registers specify the secure region of the security function $(0x400C_0000 \text{ to } 0x400D_FFFF \text{ and } 0x4010_0000 \text{ to } 0x407F_FFFF)$. The memory space defined in the SECMPUS3 and SECMPUE3 registers can only be accessed from the secure program set up in the SECMPUPCSn and SECMPUPCEn registers (n = 0, 1).

14.6.1.10 SECMPUE3 : Security MPU Region 3 End Address Register

Address: 0x0000_0434/0x0000_2434*1

Bit position:	31 0
Bit field:	SECMPUE[31:0]
Value after reset:	The value set by user

Note 1. The address of these registers will be changed when the boot swap is set.



Bit	Symbol	Function	R/W
31:0	SECMPUE[31:0]	Region End Address Address where the region ends, for use in region determination. The value range is from 0x400C_0003 to 0x400D_FFFF and 0x4010_0003 to 0x407F_FFFF. The lower 2 bits are read as 1. When programming to the code flash, the lower 2 bits write value should be 1.	R/W

14.6.1.11 SECMPUAC : Security MPU Access Control Register



		e		
Note 1.	The address of	t these reaisters	will be changed	when the boot swap is set.
		· · · · · · · · · · · · · · · · · · ·		

Bit	Symbol	Function	R/W
0	DIS0	Region 0 Disable	R/W
		0: Security MPU region 0 enabled 1: Security MPU region 0 disabled	
1	DIS1	Region 1 Disable	R/W
		0: Security MPU region 1 enabled 1: Security MPU region 1 disabled	
2	DIS2	Region 2 Disable	R/W
		0: Security MPU region 2 enabled 1: Security MPU region 2 disabled	
3	DIS3	Region 3 Disable	R/W
		0: Security MPU region 3 enabled1: Security MPU region 3 disabled	
7:4	—	These bits are read as 1. When programming to the code flash, the write value should be 1.	R/W
8	DISPC0	PC Region 0 Disable	R/W
		0: Security MPU PC region 0 enabled1: Security MPU PC region 0 disabled	
9	DISPC1	PC Region 1 Disable	R/W
		0: Security MPU PC region 1 enabled1: Security MPU PC region 1 disabled	
15:10	—	These bits are read as 1. When programming to the code flash, the write value should be 1.	R/W
31:16	—	These bits are read as 1. When programming to the code flash, the write value should be 1.	R/W

Note: When flash memory is erased, the settings of the security MPU is disabled.

Note: To enable or disable the security MPU, see section 14.6.2. Memory Protection.

DIS0 bit (Region 0 Disable)

The DIS0 bit enables or disables the security MPU region 0. If security MPU region 0 is enabled, the code flash memory region within the limits set up by SECMPUS0 and SECMPUE0 is secure data.

DIS1 bit (Region 1 Disable)

The DIS1 bit enables or disables the security MPU region 1. If security MPU region 1 is enabled, the SRAM region within the limits set up by SECMPUS1 and SECMPUE1 is secure data.



DIS2 bit (Region 2 Disable)

The DIS2 bit enables or disables the security MPU region 2. If security MPU region 2 is enabled, the data of the security function region within the limits set up by SECMPUS2 and SECMPUE2 is secure data.

DIS3 bit (Region 3 Disable)

The DIS3 bit enables or disables the security MPU region 3. If security MPU region 3 is enabled, the data of the security function region within the limits set up by SECMPUS3 and SECMPUE3 is secure data.

DISPC0 bit (PC Region 0 Disable)

The DISPC0 bit enables or disables the security MPU PC region 0. If security MPU PC region 0 is enabled, the code flash memory or the SRAM region within the limits set up by SECMPUPCS0 and SECMPUPCE0 contains a secure program.

DISPC1 bit (PC Region 1 Disable)

The DISPC1 bit enables or disables the security MPU PC region 1. If security MPU PC region 1 is enabled, the code flash memory or the SRAM region within the limits set up by SECMPUPCS1 and SECMPUPCE1 contains a secure program.

14.6.2 Memory Protection

The security MPU protects the secured regions (the code flash memory, the SRAM, and the security functions) from being accessed by non-secure programs. If access to a protected region is detected, the access becomes invalid.

When the security MPU is enabled, DISPC0 or DISPC1 in the Security MPU Access Control Register (SECMPUAC) and DIS0, DIS1, DIS2, or DIS3 in the Security MPU Access Control Register (SECMPUAC) must be set to 0.

When the security MPU is disabled, all bits in DISPC0, DISPC1, DIS0, DIS1, DIS2, and DIS3 in the Security MPU Access Control Register (SECMPUAC) must be set to 1.

Other settings in the Security MPU Access Control Register (SECMPUAC) are prohibited.

The security MPU provides access protection in the following conditions:

- Secure data is accessed from a non-secure program
- Secure data is accessed from other than the CPU (DTC)
- Secure data is accessed from the debugger.

Secure data is accessible only from a secure program.

Note: Secure program:

Code flash or SRAM region within the limits set up by SECMPUPCS0 and SECMPUPCE0. Code flash or SRAM region within the limits set up by SECMPUPCS1 and SECMPUPCE1.

Non-secure program:

All regions without the secure program.

Secure data:

Code flash region within the limits set up by SECMPUS0 and SECMPUE0. SRAM region within the limits set up by SECMPUS1 and SECMPUE1. Security Function region within the limits set up by SECMPUS2 and SECMPUE2. Security Function region within the limits set up by SECMPUS3 and SECMPUE3.



RA2L1 User's Manual



14.7 Usage Notes

14.7.1 Notes on the Use of a Debugger

The memory cannot be debugged if the security MPU is enabled. Disable the security MPU when debug a program, OCD debug only valid when SECMPUAC register is 0xFFFF_FFF.

14.8 References

- 1. ARM[®]v8-M Architecture Reference Manual (ARM DDI 0553B.a)
- 2. ARM[®] Cortex[®]-M23 Processor Technical Reference Manual (ARM DDI 0550C)
- 3. ARM[®] Cortex[®]-M23 Processor User Guide (ARM DUI 0963B)



15. Data Transfer Controller (DTC)

15.1 Overview

A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.

Table 15.1 lists the DTC specifications and Figure 15.1 shows DTC block diagram.

Table 15.1	DTC specifications
------------	--------------------

Parameter	Description	
Transfer modes	 Normal transfer mode A single activation leads to a single data transfer. Repeat transfer mode A single activation leads to a single data transfer. The transfer address returns to the start address after the number of data transfers reaches the specified repeat size. The maximum number of repeat transfers is 256 and the maximum data transfer size is 256 × 32 bits (1024 bytes) Block transfer mode A single activation leads to a transfer of a single block. The maximum block size is 256 × 32 bits = 1024 bytes. 	
Transfer channel	 Channel transfer can be associated with the interrupt source (transferred by a DTC activation request from the ICU) Multiple data units can be transferred on a single activation source (chain transfer) Chain transfers are selectable to either execute when the counter is 0, or always execute. 	
Transfer space	4 GB area from 0x0000_0000 to 0xFFFF_FFFF, excluding reserved areas	
Data transfer units	 Single data unit: 1 byte (8 bits), 1 halfword (16 bits), 1 word (32 bits) Single block size: 1 to 256 data units. 	
CPU interrupt source	 An interrupt request can be generated to the CPU on a DTC activation interrupt An interrupt request can be generated to the CPU after a single data transfer An interrupt request can be generated to the CPU after a data transfer of a specified volume. 	
Event link function	An event link request is generated after one data transfer (for block, after one block transfer)	
Read skip	Read of transfer information can be skipped	
Write-back skip	When the transfer source or destination address is specified as fixed, a write-back of transfer information can be skipped	
Module-stop function	Module-stop state can be set to reduce power consumption	





Figure 15.1 DTC block diagram

See section 12.1. Overview in section 12, Interrupt Controller Unit (ICU) for the connections between the DTC and NVIC in the CPU.

15.2 Register Descriptions

MRA, MRB, SAR, DAR, CRA, and CRB are all DTC internal registers that cannot be directly accessed from the CPU. Values to be set in these DTC internal registers are placed in the SRAM area as transfer information. When an activation request is generated, the DTC reads the transfer information from the SRAM area and sets it in its internal registers. After the data transfer ends, the internal register contents are written back to the SRAM area as transfer information.

15.2.1 MRA : DTC Mode Register A





Bit	Symbol	Function	R/W
1:0	—	The read values are undefined. The write value should be 0.	_
3:2	SM[1:0]	Transfer Source Address Addressing Mode	_
		 0 0: Address in the SAR register is fixed (write-back to SAR is skipped.) 0 1: Address in the SAR register is fixed (write-back to SAR is skipped.) 1 0: SAR value is incremented after data transfer: +1 when SZ[1:0] = 00b +2 when SZ[1:0] = 01b +4 when SZ[1:0] = 10b 1 1: SAR value is decremented after data transfer: -1 when SZ[1:0] = 00b -2 when SZ[1:0] = 01b -4 when SZ[1:0] = 10b 	
5:4	SZ[1:0]	DTC Data Transfer Size 0 0: Byte (8-bit) transfer 0 1: Halfword (16-bit) transfer 1 0: Word (32-bit) transfer 1 1: Setting prohibited	_
7:6	MD[1:0]	DTC Transfer Mode Select 0 0: Normal transfer mode 0 1: Repeat transfer mode 1 0: Block transfer mode 1 1: Setting prohibited	_

The MRA register cannot be accessed directly from the CPU, however the CPU can access the SRAM area (transfer information (n) start address + 0x03) and DTC transfers it automatically to and from the MRA register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

15.2.2 MRB : DTC Mode Register B

Base address: DTCVBR

Offset address: 0x02 + 0x4 × Vector number

(Inaccessible directly from the CPU. See section 15.3.1. Allocating Transfer Information and DTC Vector Table)



Bit	Symbol	Function	R/W
1:0	—	The read values are undefined. The write value should be 0.	—
3:2	DM[1:0]	Transfer Destination Address Addressing Mode	_
		 0 0: Address in the DAR register is fixed (write-back to DAR is skipped) 0 1: Address in the DAR register is fixed (write-back to DAR is skipped) 1 0: DAR value is incremented after data transfer: +1 when MRA.SZ[1:0] = 00b +2 when SZ[1:0] = 01b +4 when SZ[1:0] = 10b 1 1: DAR value is decremented after data transfer: -1 when MRA.SZ[1:0] = 00b -2 when SZ[1:0] = 01b -4 when SZ[1:0] = 10b 	
4	DTS	DTC Transfer Mode Select	—
		0: Select transfer destination as repeat or block area.1: Select transfer source as repeat or block area.	
5	DISEL	DTC Interrupt Select	_
		 Generate an interrupt request to the CPU when specified data transfer is complete. Generate an interrupt request to the CPU each time DTC data transfer is performed. 	


Bit	Symbol	Function	R/W
6	CHNS	 DTC Chain Transfer Select 0: Chain transfer is continuous. 1: Chain transfer occurs only when the transfer counter changes from 1 to 0 or 1 to CRAH. 	—
7	CHNE	DTC Chain Transfer Enable 0: Chain transfer is disabled. 1: Chain transfer is enabled.	—

The MRB register cannot be accessed directly from the CPU, however the CPU can access the SRAM area (transfer information (n) start address + 0x02) and DTC transfers it automatically to and from the MRB register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

DM[1:0] bits (Transfer Destination Address Addressing Mode)

The DM[1:0] bits are to fix the address of the DAR register or specify increment / decrement of the DAR register after transfer.

DTS bit (DTC Transfer Mode Select)

The DTS bit specifies whether the transfer source or destination is the repeat or block area in repeat or block transfer mode.

DISEL bit (DTC Interrupt Select)

The DISEL bit specifies the condition for generating an interrupt request to the CPU.

CHNS bit (DTC Chain Transfer Select)

The CHNS bit selects the chain transfer condition. When CHNE is 0, the CHNS setting is ignored. For details on the conditions for chain transfer, see Table 15.3.

When the next transfer is chain transfer, completion of the specified number of transfers is not determined, the activation source flag is not cleared, and an interrupt request to the CPU is not generated.

CHNE bit (DTC Chain Transfer Enable)

The CHNE bit enables chain transfer. The chain transfer condition is selected by the CHNS bit. For details on chain transfer, see section 15.4.6. Chain Transfer.

15.2.3 SAR : DTC Transfer Source Register

Base address:	DT	CVBI	R																													
Offset address:	0x0 (Ina	4 + (acces)x4 > ssible	< Ve e dir	ctor ı ectly	numt from	ber h the	CPL	J. Se	e <mark>se</mark>	ctior	n 15.:	3.1.	Alloc	cating	g Tra	Insfe	r Info	orma	ation	and	DTC	Vec	tor T	able)						
Bit position:	31																															0
Bit field:																																
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

The SAR sets the transfer source start address and cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x04) and DTC transfers it automatically to and from the SAR register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

Misalignment is prohibited for DTC transfers. Bit[0] must be 0 when MRA.SZ[1:0] = 01b, and bit[1] and bit[0] must be 0 when MRA.SZ[1:0] = 10b.



15.2.4 DAR : DTC Transfer Destination Register

Base address:	DTC	VBF	R																													
Offset address:	0x08 (Ina	8 + C cces)x4 × sible	Vec dire	ctor r ectly	numb from	er the	CPL	J. Se	e <mark>se</mark>	ction	15.3	3.1.7	Alloc	ating	ı Tra	nsfe	r Info	orma	tion	and	отс	Vec	tor T	able)						
Bit position:	31																															0
Bit field:																																
Value after reset:	х	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

The DAR sets the transfer destination start address and cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x08) and DTC transfers it automatically to and from the DAR register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

Misalignment is prohibited for DTC transfers. Bit[0] must be 0 when MRA.SZ[1:0] = 01b, and bit[1] and bit[0] must be 0 when MRA.SZ[1:0] = 10b.

15.2.5 CRA : DTC Transfer Count Register A

Base address:	DTCVBF	2														
Offset address:	0x0E + 0 (Inacces	x4 × Ve sible dire	ctor numl ectly from	ber I the CPI	J. See <mark>s</mark>	ection 15	.3.1. Allo	cating Tr	ansfer Ir	Iformatio	n and DT	C Vector	Table)			
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	CRAL	Transfer Counter A Lower Register Specify the transfer count.	—
15:8	CRAH	Transfer Counter A Upper Register Specify the transfer count.	—

Note: The function depends on the transfer mode.

Note: Set CRAH and CRAL to the same value in repeat transfer mode and block transfer mode.

The CRA register consists of 16 bits. CRAL is the lower 8 bits and CRAH is the upper 8 bits. CRA is used in normal mode.

CRAL and CRAH are used in repeat transfer mode and block transfer mode.

The CRA register cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x0E) and DTC transfers it automatically to and from the CRA register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

(1) Normal transfer mode (MRA.MD[1:0] = 00b)

In normal transfer mode, CRA functions as a 16-bit transfer counter. The transfer count is 1, 65535, and 65536 when the set value is 0x0001, 0xFFFF, and 0x0000, respectively. The CRA value is decremented (-1) on each data transfer.

(2) Repeat transfer mode (MRA.MD[1:0] = 01b)

In repeat transfer mode, the CRAH register holds the transfer count and the CRAL register functions as an 8-bit transfer counter. The transfer count is 1, 255, and 256 when the set value is 0x01, 0xFF, and 0x00, respectively. The CRAL value is decremented (-1) on each data transfer. When it reaches 0x00, the CRAH value is transferred to CRAL.

(3) Block transfer mode (MRA.MD[1:0] = 10b)

In block transfer mode, the CRAH register holds the block size and the CRAL register functions as an 8-bit block size counter. The transfer count is 1, 255, and 256 when the set value is 0x01, 0xFF, and 0x00, respectively. The CRAL value is decremented (-1) on each data transfer. When it reaches 0x00, the CRAH value is transferred to CRAL.



15.2.6 CRB : DTC Transfer Count Register B

Base address:	DTCVB	२														
Offset address:	0x0C + 0 (Inacces	0x4 × Ve sible dir	ctor num ectly fron	ber h the CP	J. See <mark>s</mark>	ection 15	.3.1. Allo	cating Ti	ansfer Ir	nformatio	n and DT	C Vecto	r Table)			
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x

The CRB sets the block transfer count for block transfer mode. The transfer count is 1, 65535, and 65536 when the set value is 0x0001, 0xFFFF, and 0x0000, respectively. The CRB value is decremented (-1) when the final data of a single block size is transferred. When normal transfer mode or repeat transfer mode is selected, this register is not used, and the set value is ignored.

The CRB cannot be accessed directly from the CPU. However, the CPU can access the SRAM area (transfer information (n) start address + 0x0C) and DTC transfers it automatically to and from the CRB register. See section 15.3.1. Allocating Transfer Information and DTC Vector Table.

15.2.7 DTCCR : DTC Control Register

Base address: DTC = 0x4000_5400 Offset address: 0x00 Bit position 7 6 5 4 3 2 Bit field: RRS _ _ Value after reset: 0 0 0 0 1 0 0 Λ

Bit	Symbol	Function	R/W
2:0	—	These bits are read as 0. The write value should be 0.	R/W
3	—	This bit is read as 1. The write value should be 1.	R/W
4	RRS	 DTC Transfer Information Read Skip Enable 0: Transfer information read is not skipped 1: Transfer information read is skipped when vector numbers match 	R/W
7:5	—	These bits are read as 0. The write value should be 0.	R/W

RRS bit (DTC Transfer Information Read Skip Enable)

The RRS bit enables skipping of transfer information reads when vector numbers match. The DTC vector number is compared with the vector number in the previous activation process. When these vector numbers match and the RRS bit is set to 1, DTC data transfer is performed without reading the transfer information. However, when the previous transfer is a chain transfer, the transfer information is read regardless of the RRS bit.

When the transfer counter (CRA register) becomes 0 during the previous normal transfer and when the transfer counter (CRB register) becomes 0 during the previous block transfer, the transfer information is read regardless of the RRS bit value.

15.2.8 DTCVBR : DTC Vector Base Register

Base address:	DTC	C = C)x40(00_5	400																											
Offset address:	0x04	4																														
Bit position:	31																															0
Bit field:																																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Symbol	Function	R/W
31:0	n/a	DTC Vector Base Address Set the DTC vector base address. The lower 10 bits should be 0.	R/W

The DTCVBR sets the base address for calculating the DTC vector table address, which can be set in the range of 0x0000_0000 to 0xFFFF_FFFF (4 GB) in 1-KB units.

15.2.9 DTCST : DTC Module Start Register

Base address: DTC = 0x4000_5400 Offset address: 0x0C



Bit	Symbol	Function	R/W
0	DTCST	DTC Module Start	R/W
		0: DTC module stopped.1: DTC module started.	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

DTCST bit (DTC Module Start)

Set the DTCST bit to 1 to enable the DTC to accept transfer requests. When this bit is set to 0, transfer requests are no longer accepted. If this bit is set to 0 during a data transfer, the accepted transfer request is active until processing completes.

DTCST must be set to 0 before transitioning to one of the following state or mode:

- Module-stop state
- Software Standby mode without Snooze mode transition

For details on these transitions, see section 15.9. Low Power Consumption Function and section 10, Low Power Modes.

15.2.10 DTCSTS : DTC Status Register



Bit	Symbol	Function	R/W
7:0	VECN[7:0]	DTC-Activating Vector Number Monitoring These bits indicate the vector number for the activation source when a DTC transfer is in progress. The value is only valid if a DTC transfer is in progress (ACT flag is 1).	R
14:8	—	These bits are read as 0.	R
15	ACT	DTC Active Flag0: DTC transfer operation is not in progress.1: DTC transfer operation is in progress.	R



VECN[7:0] bits (DTC-Activating Vector Number Monitoring)

While transfer by the DTC is in progress, the VECN[7:0] bits indicate the vector number associated with the activation source for the transfer. The value read from the VECN[7:0] bits is valid if the ACT flag is 1, indicating a DTC transfer in progress, and invalid if the ACT flag is 0, indicating no DTC transfer is in progress.

ACT flag (DTC Active Flag)

The ACT flag indicates the state of the DTC transfer operation.

[Setting condition]

• When the DTC is activated by a transfer request.

[Clearing condition]

• When transfer by the DTC, in response to a transfer request, is complete.

15.3 Activation Sources

The DTC is activated by an interrupt request. Setting the ICU.IELSRn.DTCE bit to 1 enables activation of the DTC by the associated interrupt. The selector output *n* number set in ICU.IELSRn is defined as the interrupt vector number, where n = 0 to 31. For an enabled interrupt, the specific DTC interrupt source associated with each interrupt vector number *n* is selected in ICU.IELSRn.IELS[4:0] where n = 0 to 31, as listed in section 12.3.2. Event Number in section 12, Interrupt Controller Unit (ICU). For activation by software, see section 16.2.2. ELSEGRn : Event Link Software Event Generation Register n (n = 0, 1).

The interrupt vector number is equivalent to the DTC vector table number. After the DTC accepted an activation request, it does not accept another activation request until the transfer for that single request is complete, regardless of the priority of the requests. When multiple activation requests are generated during a DTC transfer, the highest priority request is accepted on completion of the transfer. When multiple activation requests are generated while the DTC Module Start bit (DTCST.DTCST) is 0, the DTC accepts the highest priority request when DTCST.DTCST is subsequently set to 1. The smaller interrupt vector number has higher priority.

The DTC performs the following operations at the start of a single data transfer or for a chain transfer, after the last of the consecutive transfers:

- On completion of a specified round of data transfer, the ICU.IELSRn.DTCE bit is set to 0, and an interrupt request is sent to the CPU.
- If the MRB.DISEL bit is 1, an interrupt request is sent to the CPU on completion of a data transfer.
- For other transfers, the ICU.IELSRn.IR flag of the activation source is set to 0 at the start of the data transfer.

15.3.1 Allocating Transfer Information and DTC Vector Table

The DTC reads the start address of the transfer information associated with each activation source from the vector table and reads the transfer information starting at that address.

The vector table must be located so that the lower 10 bits of the base address (start address) are 0. Use the DTC Vector Base Register (DTCVBR) to set the base address of the DTC vector table. Transfer information is allocated in the SRAM area. In the SRAM area, the start address of the transfer information n with vector number n must be 4n added to the base address in the vector table.

Figure 15.2 shows the relationship between the DTC vector table and transfer information. Figure 15.3 shows the allocation of transfer information in the SRAM area.













15.4 Operation

The DTC transfers data according to the transfer information. Storage of the transfer information in the SRAM area is required before a DTC operation. When the DTC is activated, it reads the DTC vector associated with the vector number. The DTC reads the transfer information from the transfer information store address referenced by the DTC vector and transfers the data. After the data transfer, the DTC writes back the transfer information. Storing the transfer information in the SRAM area allows data transfer of any number of channels.

The transfer modes include:

- Normal transfer mode
- Repeat transfer mode
- Block transfer mode.

The DTC specifies a transfer source address in the SAR register and a transfer destination address in the DAR register. The values of these registers are incremented, decremented, or address-fixed independently after the data transfer.

Table 15.2 describes the DTC transfer modes.

Transfer mode	Data size transferred on single transfer request	Increment or decrement of memory address	Settable transfer count
Normal transfer mode	1 byte (8 bit), 1 halfword (16 bit), 1 word (32 bit)	Incremented or decremented by 1, 2, or 4 or address-fixed	1 to 65536
Repeat transfer mode ^{*1}	1 byte (8 bit), 1 halfword (16 bit), 1 word (32 bit)	Incremented or decremented by 1, 2, or 4 or address-fixed	1 to 256 ^{*3}
Block transfer mode ^{*2}	Block size specified in CRAH (1 to 256 bytes, 1 to 256 halfwords (2 to 512 bytes), or 1 to 256 words (4 to 1024 bytes))	Incremented or decremented by 1, 2, or 4 or address-fixed	1 to 65536

Note 1. Set the transfer source or transfer destination as the repeat area.

Note 2. Set the transfer source or transfer destination as the block area.

Note 3. After a data transfer of the specified count, the initial state is restored and operation restarts.

Setting the MRB.CHNE bit to 1 allows multiple transfers or chain transfer on a single activation source. It also enables a chain transfer when the specified data transfer is complete.

Figure 15.4 shows the operation flow of the DTC. Table 15.3 lists the chain transfer conditions. The combination of control information for the second and subsequent transfers are omitted in this table.





Figure 15.4 DTC operation flow



First tra	nsfer	sfer Second transfer ^{*3}						
CHNE bit	CHNS bit	DISEL bit	Transfer counter*1 *2	CHNE bit	CHNS bit	DISEL bit	Transfer counter ^{*1 *2}	DTC transfer
0	-	0	Other than $(1 \rightarrow 0)$	—	_	—	-	Ends after the first transfer
0	—	0	(1 → 0)	—	—	—	_	Ends after the first
0	-	1	—	-	-	-	—	request to the CPU
1	0	_	-	0	_	0	Other than $(1 \rightarrow 0)$	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second
				0	_	1	—	request to the CPU
1	1	0	Other than $(1 \rightarrow *)$	_	_	_	-	Ends after the first transfer
1	1	-	(1 → *)	0	_	0	Other than $(1 \rightarrow 0)$	Ends after the second transfer
				0	—	0	(1 → 0)	Ends after the second
				0	—	1	—	request to the CPU
1	1	1	Other than $(1 \rightarrow *)$			_	-	Ends after the first transfer with an interrupt request to the CPU

Table 15.3Chain transfer conditions

Note 1. The transfer counter used depends on the transfer modes as follows: Normal transfer mode — CRA register Repeat transfer mode — CRAL register

Block transfer mode — CRB register

Note 2. On completion of a data transfer, the counters operate as follows:

 $1 \rightarrow 0$ in normal and block transfer modes

 $1 \rightarrow CRAH$ in repeat transfer mode

 $(1 \rightarrow *)$ in the table indicates both of these two operations, depending on the mode.

Note 3. Chain transfer can be selected for the second or subsequent transfers. The conditions for the combination of the second transfer and CHNE = 1 is omitted.

15.4.1 Transfer Information Read Skip Function

Reading of vector addresses and transfer information can be skipped by setting the DTCCR.RRS bit. When a DTC activation request is generated, the current DTC vector number is compared with the DTC vector number in the previous activation process. When these vector numbers match and the RRS bit is set to 1, the DTC data transfer is performed without reading the vector address and transfer information. However, when the previous transfer is a chain transfer, the vector address and transfer information are read. Additionally, when the transfer counter (CRA register) becomes 0 during the previous normal transfer, and when the transfer counter (CRB register) becomes 0 during the previous block transfer, transfer information is read regardless of the RRS bit. Figure 15.12 shows an example when reading the transfer information is skipped.

To update the vector table and transfer information, set the RRS bit to 0, update the vector table and transfer information, then set the RRS bit to 1. The stored vector number is discarded by setting the RRS bit to 0. The updated DTC vector table and transfer information are read in the next activation process.

15.4.2 Transfer Information Write-Back Skip Function

When the MRA.SM[1:0] bits or the MRB.DM[1:0] bits are set to address fixed, a part of the transfer information is not written back. Table 15.4 lists the transfer information write-back skip conditions and the associated registers. The CRA and CRB registers are written back, and the write-back of the MRA and MRB registers is skipped.



MRA.SM[1:0] bits		MRB.DM[1:0] bi	its				
b3	b2	b3	b2	SAR register	DAR register		
0	0	0	0	Skip	Skip		
0	0	0	1				
0	1	0	0				
0	1	0	1				
0	0	1	0	Skip	Write-back		
0	0	1	1				
0	1	1	0				
0	1	1	1]			
1	0	0	0	Write-back	Skip		
1	0	0	1				
1	1	0	0				
1	1	0	1				
1	0	1	0	Write-back	Write-back		
1	0	1	1				
1	1	1	0				
1	1	1	1				

Table 15.4 Transfer information write-back skip conditions and applicable registers

15.4.3 Normal Transfer Mode

The normal transfer mode allows a 1-byte (8 bit), 1-halfword (16 bit), 1-word (32 bit) data transfer on a single activation source. The transfer count can be set from 1 to 65536. Transfer source and destination addresses can be independently set to increment, decrement, or fixed. This mode enables an interrupt request to the CPU to be generated at the end of a specified-count transfer.

Table 15.5 lists register functions in normal transfer mode, and Figure 15.5 shows the memory map of normal transfer mode.

 Table 15.5
 Register functions in normal transfer mode

Register	Description	Value written back by writing transfer information
SAR	Transfer source address	Increment, decrement, or fixed ^{*1}
DAR	Transfer destination address	Increment, decrement, fixed ^{*1}
CRA	Transfer counter A	CRA - 1
CRB	Transfer counter B	Not updated

Note 1. Write-back operation is skipped in address-fixed mode.





15.4.4 Repeat Transfer Mode

The repeat transfer mode allows a 1-byte (8-bit), 1-halfword (16-bit), or 1-word (32-bit) data transfer on a single activation source. Transfer source or transfer destination for the repeat area must be specified in the MRB.DTS bit. The transfer count can be set from 1 to 256. When the specified transfer count is complete, the initial value of the address register specified in the repeat area is restored, the initial value of the transfer counter is restored, and transfer is repeated. The other address register is incremented or decremented continuously or remains unchanged.

When the transfer counter CRAL decrements to 0x00 in repeat transfer mode, the CRAL value is updated to the value set in the CRAH register. As a result, the transfer counter does not clear to 0x00, which disables interrupt requests to the CPU when the MRB.DISEL bit is set to 0. An interrupt request to the CPU is generated when the specified data transfer completes.

Table 15.6 lists the register functions in repeat transfer mode, and Figure 15.6 shows the memory map of repeat transfer mode.

		Value written back by writing transfer information	on
Register	Description	When CRAL is not 1	When CRAL is 1
SAR	Transfer source address	Increment, decrement, fixed ^{*1}	 When the MRB.DTS bit is 0 Increment, decrement, or fixed^{*1} When the MRB.DTS bit is 1 SAR register initial value
DAR	Transfer destination address	Increment, decrement, or fixed ^{*1}	 When the MRB.DTS bit is 0 DAR register initial value When the MRB.DTS bit is 1 Increment, decrement, or fixed^{*1}
CRAH	Retains transfer counter	CRAH	CRAH
CRAL	Transfer counter A	CRAL - 1	CRAH
CRB	Transfer counter B	Not updated	Not updated

 Table 15.6
 Register functions in repeat transfer mode

Note 1. Write-back is skipped in address-fixed mode.





15.4.5 Block Transfer Mode

The block transfer mode allows single-block data transfer on a single activation source. Transfer source or transfer destination for the block area must be specified in the MRB.DTS bit. The block size can be set from 1 to 256 bytes, 1 to 256 halfwords (2 to 512 bytes), or 1 to 256 words (4 to 1024 bytes). When transfer of the specified block completes, the initial values of the block size counter CRAL and the address register (the SAR register when the MRB.DTS = 1 or the DAR register when the DTS = 0) specified in the block area are restored. The other address register is incremented or decremented continuously or remains unchanged.

The transfer count (block count) can be set from 1 to 65536. This mode enables an interrupt request to the CPU to be generated at the end of the specified-count block transfer.

Table 15.7 lists the register functions in block transfer mode, and Figure 15.7 shows the memory map for block transfer mode.

Table 15.7 Register functions in block transfer mode
--

Register	Description	Value written back by writing transfer information
SAR	Transfer source address	 When MRB.DTS bit is 0 Increment, decrement, or fixed^{*1} When MRB.DTS bit is 1 SAR register initial value.
DAR	Transfer destination address	 When MRB.DTS bit is 0 DAR register initial value When MRB.DTS bit is 1 Increment, decrement, or fixed^{*1}.
CRAH	Holds block size	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB - 1

Note 1. Write-back is skipped in address-fixed mode.





15.4.6 Chain Transfer

Setting the MRB.CHNE bit to 1 allows chain transfer to be performed continuously on a single activation source. If the MRB.CHNE is set to 1 and CHNS to 0, an interrupt request to the CPU is not generated on completion of the specified number of rounds of transfer or by setting the MRB.DISEL bit to 1. An interrupt request is sent to the CPU each time DTC data transfer is performed. Data transfer has no effect on the ICU.IELSRn.IR flag of the activation source.

The SAR, DAR, CRA, CRB, MRA, and MRB registers can be set independently of each other to define the data transfer. Figure 15.8 shows a chain transfer operation.





Figure 15.8 Chain transfer operation

Writing 1 to the MRB.CHNE and CHNS bits enables chain transfer to be performed only after completion of the specified data transfer. In repeat transfer mode, chain transfer is performed after completion of the specified data transfer. For details on chain transfer conditions, see Table 15.3.

15.4.7 Operation Timing

Figure 15.9 to Figure 15.12 are timing diagrams that show the minimum number of execution cycles.







Figure 15.10 Example 2 of DTC operation timing in block transfer mode when the block size = 4





Figure 15.11 Example 3 of DTC operation timing for chain transfer



Figure 15.12 Example of operation when a transfer information read is skipped with the vector, transfer information, and transfer destination data on the SRAM, and the transfer source data on the peripheral module

15.4.8 Execution Cycles of DTC

 Table 15.8 lists the execution cycles of single data transfer of the DTC. For the order of the execution states, see section 15.4.7. Operation Timing.



Table 15.8Execution cycles of DTC

P: Block size (initial settings of CRAH and CRAL)

Cv: Cycles for access to vector transfer information storage destination

Ci: Cycles for access to transfer information storage destination address

Cr: Cycles for access to data read destination

Cw: Cycles for access to data write destination

The unit is for system clocks (ICLK) + 1 in the Vector read, Transfer information read, and Data transfer read columns and 2 in the Internal operation column.

Cv, Ci, Cr, and Cw vary depending on the corresponding access destination. For the number of cycles for respective access destinations, see section 36, SRAM, section 37, Flash Memory, and section 13, Buses.

The frequency ratio of the system clock and peripheral clock is also taken into consideration.

The DTC response time is the time from when the DTC activation source is detected until DTC transfer starts.

Transfer mode Vector read Transfer information read						Data trans	sfer	Internal			
			Transfer info	ormation write)	Read Write operation					
Normal	Cv + 1	0*1	4 × Ci + 1	0*1	3 × Ci + 1 ^{*2}	2 × Ci + 1 ^{*3}	Ci ^{*4}	Cr + 1	Cw + 1	2	0*1
Repeat								Cr + 1	Cw + 1		
Block ^{*5}								P × Cr	P × Cw		

Note 1. When transfer information read is skipped.

Note 2. When neither SAR nor DAR is set to address-fixed mode.

Note 3. When SAR or DAR is set to address-fixed mode.

Note 4. When SAR and DAR are set to address-fixed mode.

Note 5. When the block size is 2 or more. If the block size is 1, the cycle number for normal transfer applies.

15.4.9 DTC Bus Mastership Release Timing

The DTC does not release the bus mastership during transfer information reads. Before the transfer information is read or written, the bus is arbitrated according to the priority determined by the bus master arbitrator. For bus arbitration, see section 13, Buses.

15.5 DTC Setting Procedure

Before using the DTC, set the DTC Vector Base Register (DTCVBR). Set the ICU.IELSRn.IELS[4:0] bits to 0 to disable the interrupt in the NVIC and follow the procedure in Table 15.9 to set the DTC.

Table 15.9DTC setting procedure

No.	Step Name	Description
1	Set the DTCCR.RRS bit to 0	Set the DTCCR.RRS bit to 0 to reset the transfer information read skip flag. After that, the transfer information read is not skipped while the DTC is activated. Be sure to specify this setting when the transfer information is updated.
2	Set transfer information (MRA, MRB, SAR, DAR, CRA, and CRB)	Allocate transfer information (MRA, MRB, SAR, DAR, CRA, and CRB) in the data area. To set transfer information, see section 15.2. Register Descriptions. To allocate transfer information, see section 15.3.1. Allocating Transfer Information and DTC Vector Table.
3	Set transfer information start addresses in the DTC vector table	Set the transfer information start addresses in the DTC vector table. To set the DTC vector table, see section 15.3.1. Allocating Transfer Information and DTC Vector Table.
4	Set the DTCCR.RRS bit to 1	Set the DTCCR.RRS bit to 1 to enable skipping of the second and subsequent transfer information read cycles for continuous DTC activation from the same interrupt source. The RRS bit can be set to 1, but if this is set during DTC transfer, it becomes valid from the next transfer.
5	Set the ICU.IELSRn.DTCE bit to 1. Set the ICU.IELSRn.IELS[4:0] as interrupt source. The interrupt should be enabled in the NVIC.	Set the ICU.IELSRn.DTCE bit to 1. Set ICU.IELSRn.IELS[4:0] as interrupt sources that trigger DTC. The interrupt must be enabled in the NVIC. See section 12.3.2. Event Number in section 12, Interrupt Controller Unit (ICU).
6	Set the enable bit for an activation source interrupt	Set the enable bit for the activation source interrupts to 1. When a source interrupt is generated, the DTC is activated. To set the interrupt source enable bit, see the settings for the modules that are to be the activation sources.
7	Set the DTCST.DTCST bit to 1	Set the DTC Module Start bit (DTCST.DTCST) to 1.



Note: The DTCST.DTCST bit can be set even if the setting for each activation source is not completed.

15.6 Examples of DTC Usage

15.6.1 Normal Transfer

This section provides an example of DTC usage and its application when receiving 128 bytes of data from an SCI.

(1) Transfer information settings

In the MRA register, select a fixed source address (MRA.SM[1:0] = 00b), normal transfer mode (MRA.MD[1:0] = 00b), and byte-sized transfer (MRA.SZ[1:0] = 00b). In the MRB register, specify incrementation of the destination address (MRB.DM[1:0] = 10b) and single data transfer by a single interrupt (MRB.CHNE = 0 and MRB.DISEL = 0). The MRB.DTS bit can be set to any value. Set the RDR register address of the SCI in the SAR register, the start address of the SRAM area for data storage in the DAR register, and 128 (0x0080) in the CRA register. The CRB register can be set to any value.

(2) DTC vector table settings

The start address of the transfer information for the RXI interrupt is set in the vector table for the DTC.

(3) ICU settings and DTC module activation

Set the ICU.IELSRn.DTCE bit to 1 and set ICU.IELSRn.IELS[4:0] as the SCI interrupt. The interrupt must be enabled in the NVIC. Set the DTCST.DTCST bit to 1.

(4) SCI settings

Enable the SCIn_RXI (n = 0 to 3, 9) interrupt by setting the SCR.RIE bit in the SCI to 1. If a reception error occurs during the SCI receive operation, reception stops. To manage this, use settings that allow the CPU to accept receive error interrupts.

(5) DTC transfer

Each time a reception of 1 byte by the SCI is complete, an SCIn_RXI interrupt is generated to activate the DTC. The DTC transfers the received byte from the RDR of the SCI to the SRAM, after which the DAR register is incremented and the CRA register is decremented.

(6) Interrupt handling

After 128 rounds of data transfer are complete and the value in the CRA register becomes 0, an SCIn_RXI interrupt request is generated for the CPU. Complete the process in the handling routine for this interrupt.

15.6.2 Chain transfer

This section provides an example of chain transfer by the DTC and describes its use in the output of pulses by the General PWM Timer (GPT). You can use chain transfer to transfer PWM timer compare data and change the period of the PWM timer for the GPT.

For the first of the chain transfers, normal transfer mode is specified for transfer to the GPTm.GTCCRC register (m = 320 to 323, 164 to 169). For the second transfer, normal transfer mode is specified for transfer to the GPTm.GTCCRE register (m = 320 to 323, 164 to 169). For the third transfer of the chained transfer, normal transfer mode for transfer to the GPTm.GTPBR register (m = 320 to 323, 164 to 169) is specified. This is because clearing of the activation source and generation of an interrupt on completion of the specified number of transfers are restricted to the third of the chain transfers, that is, transfer while MRB.CHNE = 0.

The following example shows how to use the counter overflow interrupt with the GPT320.GTPR register as an activating source for the DTC.

(1) First transfer information setting

Set up transfer to the GPT320.GTCCRC register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).



- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up chain transfer (MRB.CHNE = 1 and MRB.CHNS = 0).
- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT320.GTCCRC register.
- 6. Set the CRAH and CRAL registers to the size of the data table. The CRB register can be set to any value.

(2) Second transfer information setting

Set up for transfer to the GPT320.GTCCRE register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).
- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up chain transfer (MRB.CHNE = 1, MRB.CHNS = 0).
- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT320.GTCCRE register.
- 6. Set the CRAH and CRAL registers to the size of the data table. The CRB register can be set to any value.

(3) Third transfer information set

Set up transfer to the GPT320.GTPBR register.

- 1. In the MRA register, select incrementation of the source address (MRA.SM[1:0] = 10b).
- 2. Set the transfer to normal transfer mode (MRA.MD[1:0] = 00b) and word-sized transfer (MRA.SZ[1:0] = 10b).
- 3. In the MRB register, select the destination address as fixed (MRB.DM[1:0] = 00b) and set up single data transfer per interrupt (MRB.CHNE = 0, MRB.DISEL = 0). The MRB.DTS bit can be set to any value.
- 4. Set the SAR register to the first address of the data table.
- 5. Set the DAR register to the address of the GPT320.GTPBR register.
- 6. Set the CRA register to the size of the data table. The CRB register can be set to any value.

(4) Transfer information assignment

Place the transfer information for use in the transfer to the GPT320.GTPBR immediately after the transfer control information for use in the GPT320.GTCCRC and GPT320.GTCCRE registers.

(5) DTC vector table

In the DTC vector table, set the address where the transfer control information for use in transfer to the GPT320.GTCCRC and GPT320.GTCCRE registers starts.

(6) ICU setting and DTC module activation

- 1. Set the ICU.IELSRn.DTCE bit associated with the GPT320 counter overflow interrupt.
- 2. Set the ICU.IELSRn.IELS[4:0] bits and specify the GPT320 counter overflow.
- 3. Set the DTCST.DTCST bit to 1.

(7) GPT settings

- 1. Set the GPT320.GTIOR register so that the GTCCRA and GTCCRB registers operate as output compare registers.
- 2. Set the default PWM timer compare values in the GPT320.GTCCRA and GPT320.GTCCRB registers and the next PWM timer compare values in the GPT320.GTCCRC and GPT320.GTCCRE registers.
- 3. Set the default PWM timer period values in the GPT320.GTPR register and the next PWM timer period values in the GPT320.GTPBR register.
- 4. Set 1 to the output bit in PmnPFS.PDR, and set 00011b to the Peripheral Select bits in PmnPFS.PSEL[4:0].



(8) GPT activation

Set the GPT320.GTSTR.CSTRT bits to 1 to start the GPT320.GTCNT counter.

(9) DTC transfer

Each time a GPT320 counter overflow is generated with the GPT320.GTPR register, the next PWM timer compare values are transferred to the GPT320.GTCCRC and GPT320.GTCCRE registers. The setting for the next PWM timer period is transferred to the GPT320.GTPBR register.

(10) Interrupt handling

After the specified rounds of data transfer are complete, for example when the value in the CRA register for GPT transfer becomes 0, a GPT320 counter overflow interrupt request is issued for the CPU. Complete the process for this interrupt in the handling routine.

15.6.3 Chain Transfer when Counter = 0

The second data transfer is performed only when the transfer counter is set to 0 in the first data transfer, and the first data transfer information is repeatedly changed in the second transfer. Chain transfer enables transfers to be repeated 256 times or more.

The following procedure shows an example of configuring a 1-KB input buffer, where the input buffer is set so that its lower address starts with 0x00. Figure 15.13 shows a chain transfer when the counter = 0.

- 1. Set the normal transfer mode to input data for the first data transfer. Set the following:
 - (a) Transfer source address = fixed.
 - (b) CRA register = 0x0200 (512) times.
 - (c) MRB.CHNE bit = 1 (chain transfer is enabled).
 - (d) MRB.CHNS bit = 1 (chain transfer is performed only when the transfer counter is 0).
 - (e) MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
- 2. Prepare the upper 8-bit address of the start address at every 512 times of the transfer destination address for the first data transfer in different area such as the flash. For example, when setting the input buffer to 0x8000 to 0x83FF, prepare 0x82 and 0x80.
- 3. For the second data transfer:
 - (a) Set the repeat transfer mode (with transfer source and destination address = fixed.) to reset the transfer counter of the first data transfer.
 - (b) Specify the CRA register in the first transfer information area for the transfer destination.
 - (c) Set the MRB.CHNE bit = 1 (chain transfer is enabled).
 - (d) Set the MRB.CHNS bit = 0 (select continuous chain transfer).
 - (e) Set the MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
 - (f) CRA register = 0x0101 (The transfer count is 1).
- 4. For the third data transfer:
 - (a) Set the repeat transfer mode (with the source as the repeat area) to reset the transfer destination address of the first data transfer.
 - (b) Specify the upper 8 bits of the DAR register in the first transfer information area for the transfer destination.
 - (c) Set the MRB.CHNE bit = 0 (chain transfer is disabled).
 - (d) Set the MRB.DISEL bit = 0 (an interrupt request to the CPU is generated when the specified data transfer completes).
 - (e) When setting the input buffer to 0x8000 to 0x83FF, also set the transfer counter to 2.



- 5. The first data transfer is performed by an interrupt 512 times. When the transfer counter of the first data transfer becomes 0, the second data transfer starts. Set the transfer counter of the first data transfer to 0x0200. The lower 8 bits of the transfer destination address and the transfer counter of the first data transfer becomes 0x0200.
- 6. The second data transfer is performed by an interrupt 1 times. When the transfer counter of the first data transfer becomes 0, the third data transfer starts. Set the upper 8 bits of the transfer destination address of the first data transfer to 0x82. The lower 8 bits of the transfer destination address becomes 0x00 and the transfer counter of the first data transfer becomes 0x0200.
- 7. In succession, the first data transfer is performed by an interrupt 512 times as specified for the first data transfer. When the transfer counter of the first data transfer becomes 0, the second data transfer starts. Set the transfer counter of the first data transfer to 0x0200. The lower 8 bits of the transfer destination address and the transfer counter of the first data transfer becomes 0x0200.
- 8. The second data transfer is performed by an interrupt 1 times. When the transfer counter of the first data transfer becomes 0, the third data transfer starts. Set the upper 8 bits of the transfer destination address of the first data transfer to 0x80. The lower 8 bits of the transfer destination address becomes 0x00 and the transfer counter of the first data transfer becomes 0x0200.
- 9. Steps 5 to 8 are repeated indefinitely. Because the second data transfer is in repeat transfer mode, no interrupt request to the CPU is generated.



Figure 15.13 Chain transfer when counter = 0



15.7 Interrupt

15.7.1 Interrupt Sources

When the DTC completes data transfer of the specified count or when data transfer with MRB.DISEL set to 1 is complete, a DTC activation source generates an interrupt to the CPU. Two types of interrupt are available: interrupts triggered by a DTC activation (per channel) and an interrupt triggered by the event signal DTC_COMPLETE (common to all channels). Interrupts to the CPU are controlled according to the settings in the NVIC and the ICU.IELSRn.IELS[4:0] bits. See section 12, Interrupt Controller Unit (ICU). The DTC prioritizes activation sources by granting the smaller interrupt vector numbers higher priority. The priority of interrupts to the CPU is determined by the NVIC priority.

15.8 Event Link

The DTC can produce an event link request on completion of one transfer request.

15.9 Low Power Consumption Function

Before transitioning to the module-stop state, or Software Standby mode without Snooze mode transition, set the DTCST.DTCST bit to 0, and then perform the operations described in the following sections. The DTC is available in Snooze mode by setting the SYSTEM.SNZCR.SNZDTCEN bit to 1. See section 10, Low Power Modes.

(1) Module-Stop Function

Writing 1 to the MSTPCRA.MSTPA22 bit enables the module-stop function of the DTC. If a DTC transfer is in progress when 1 is written to the MSTPCRA.MSTPA22 bit, the transition to the module-stop state proceeds after the DTC transfer ends. While the MSTPCRA.MSTPA22 bit is 1, accessing the DTC registers is prohibited. Writing 0 to the MSTPCRA.MSTPA22 bit releases the DTC from the module-stop state.

(2) Software Standby Mode

Use the settings described in section 10.7.1. Transition to Software Standby Mode.

If DTC transfer operations are in progress when the WFI instruction is executed, the transition to Software Standby mode is executed after the completion of the DTC transfer.

(3) Snooze Mode

When the snooze control circuit receives a snooze request in Software Standby mode, the MCU transitions to Snooze mode. See section 10.8.1. Transition to Snooze Mode. DTC operation in Snooze mode can be selected in the SYSTEM.SNZCR.SNZDTCEN bit. If DTC operation is enabled in Snooze mode, before transitioning to Software Standby mode, set the DTCST.DTCST bit to 1. To return to Software Standby mode through DTC, set

SYSTEM.SNZEDCR0.DTCZRED or SYSTEM.SNZEDCR0.DTCZRED to 1. See section 10.8.3. Returning from Snooze Mode to Software Standby Mode. SYSTEM.SNZEDCR0.DTCZRED enables or disables a snooze end request on completion of the last DTC transmission, detected on DTC transmission completion when CRA and CRB are 0. SYSTEM.SNZEDCR0.DTCNZRED enables or disables a snooze end request on a not last DTC transmission completion (CRA and CRB are not 0), detected on DTC transmission completion when CRA and CRB are not 0. The DTC activation request from the ICU is stopped during Software Standby mode but not stopped during Snooze mode.

(4) Notes on Low Power Consumption Function

For the WFI instruction and the register setting procedure, see section 10, Low Power Modes.

To perform a DTC transfer after returning from a low power mode without a Snooze mode transition, set the DTCST.DTCST bit to 1 again.

To use a request that is generated in Software Standby mode as an interrupt request to the CPU but not as a DTC activation request, specify the CPU as the interrupt request destination as described in section 12.4.1. Detecting Interrupts, then execute the WFI instruction. If DTC operation is enabled in Snooze mode, do not use the module-stop function of the DTC.



15.10 Usage Notes

15.10.1 Transfer Information Start Address

You must set multiples of 4 for the transfer information start addresses in the vector table. Otherwise, such addresses are accessed with their lowest 2 bits regarded as 00b.



16. Event Link Controller (ELC)

16.1 Overview

The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 16.1 lists the ELC specifications, and Figure 16.1 shows a block diagram.

Table 16.1ELC Specifications

Item	Description
Event link function	136 types of event signals can be directly connected to modules. The ELC generates the ELC event signal, and events that activate the DTC.
Module-stop function	Module-stop state can be set.







16.2 Register Descriptions

16.2.1 ELCR : Event Link Controller Register

Base address: ELC = 0x4004_1000

Offset address: 0x00

Bit position:	7	6	5	4	3	2	1	0
Bit field:	ELCO N	_	_	_	_	_	_	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W
7	ELCON	All Event Link Enable	R/W
		0: ELC function is disabled.1: ELC function is enabled.	

The ELCR register controls the ELC operation.

16.2.2 ELSEGRn : Event Link Software Event Generation Register n (n = 0, 1)

Base address: ELC = 0x4004_1000 Offset address: 0x02 + 0x02 × n Bit position: 7 0 6 5 4 3 2 1 Bit field: WE ____ SEG WI Value after reset: 0 0 0 0 0 0 0 1

Bit	Symbol	Function	R/W
0	SEG	Software Event Generation	
		0: Normal operation1: Software event is generated.	
5:1	—	These bits are read as 0. The write value should be 0.	R/W
6	WE	EG Bit Write Enable	
		 0: Write to SEG bit disabled. 1: Write to SEG bit enabled. 	
7	WI	LSEGR Register Write Disable	
		0: Write to ELSEGR register enabled.1: Write to ELSEGR register disabled.	

SEG bit (Software Event Generation)

When 1 is written to the SEG bit while the WE bit is 1, a software event is generated. This bit is read as 0. Even when 1 is written to this bit, data is not stored. The WE bit must be set to 1 before writing to this bit.

A software event can trigger a linked DTC event.

WE bit (SEG Bit Write Enable)

The SEG bit can only be written to when the WE bit is 1. Clear the WI bit to 0 before writing to this bit.

[Setting condition]

• If 1 is written to this bit while the WI bit is 0, this bit becomes 1.

[Clearing condition]

• If 0 is written to this bit while the WI bit is 0, this bit becomes 0.



WI bit (ELSEGR Register Write Disable)

The ELSEGR register can only be written to when the write value to the WI bit is 0. This bit is read as 1. Before setting the WE or SEG bit, the WI bit must be set to 0.

16.2.3 ELSRn : Event Link Setting Register n (n = 0 to 3, 8, 9, 12, 14, 15, 18)

Base address: $ELC = 0x4004_{1000}$ Offset address: $0x10 + 0x04 \times n$



Bit	Symbol	Function	R/W
7:0	ELS[7:0]	Event Link Select	R/W
		 0x00: Event output disabled for the associated peripheral module 0x01: Number setting for the event signal to be linked : 0xA9: Number setting for the event signal to be linked Others: Settings prohibited 	
15:8	—	These bits are read as 0. The write value should be 0.	R/W

The ELSRn register specifies an event signal to be linked to each peripheral module. Table 16.2 shows the association between the ELSRn register and the peripheral modules. Table 16.3 shows the association between the event signal names set in the ELSRn register and the signal numbers.

Table 16.2	Association between the ELSRn registers and peripheral functions
------------	--

Register name	Peripheral function (module)	Event name
ELSR0	GPT (A)	ELC_GPTA
ELSR1	GPT (B)	ELC_GPTB
ELSR2	GPT (C)	ELC_GPTC
ELSR3	GPT (D)	ELC_GPTD
ELSR8	ADC12A	ELC_AD00
ELSR9	ADC12B	ELC_AD01
ELSR12	DAC12	ELC_DA0
ELSR14	PORT1	ELC_PORT1
ELSR15	PORT2	ELC_PORT2
ELSR18	CTSU	ELC_CTSU

Table 16.3	Association between event signal	names set in ELSRn.ELS	S[7:0] bits and signal	I numbers (1 of 5)
------------	----------------------------------	------------------------	------------------------	--------------------

Event number	Interrupt request source	Name	Description
0x01	Port	PORT_IRQ0 ^{*1}	External pin interrupt 0
0x02		PORT_IRQ1 ^{*1}	External pin interrupt 1
0x03		PORT_IRQ2 ^{*1}	External pin interrupt 2
0x04		PORT_IRQ3 ^{*1}	External pin interrupt 3
0x05		PORT_IRQ4 ^{*1}	External pin interrupt 4
0x06		PORT_IRQ5 ^{*1}	External pin interrupt 5
0x07		PORT_IRQ6 ^{*1}	External pin interrupt 6
0x08]	PORT_IRQ7 ^{*1}	External pin interrupt 7



Event number	Interrupt request source	Name	Description
0x0A	DTC	DTC_DTCEND ^{*3}	DTC transfer end
0x0D	LVD	LVD_LVD1	Voltage monitor 1 interrupt
0x0E		LVD_LVD2	Voltage monitor 2 interrupt
0x0F	MOSC	MOSC_STOP	Main clock oscillation stop
0x10	Low Power Mode	SYSTEM_SNZREQ*2 *3	Snooze entry
0x11	AGT0	AGT0_AGTI	AGT interrupt
0x12	-	AGT0_AGTCMAI	Compare match A
0x13	-	AGT0_AGTCMBI	Compare match B
0x14	AGT1	AGT1_AGTI	AGT interrupt
0x15		AGT1_AGTCMAI	Compare match A
0x16		AGT1_AGTCMBI	Compare match B
0x17	IWDT	IWDT_NMIUNDF	IWDT underflow
0x18	WDT	WDT_NMIUNDF	WDT underflow
0x1A	RTC	RTC_PRD	Periodic interrupt
0x1C	ADC12	ADC120_ADI	A/D scan end interrupt
0x20		ADC120_WCMPM ^{*3}	Compare match
0x21		ADC120_WCMPUM*3	Compare mismatch
0x23	ACMPLP	ACMP_LP0 ^{*1}	Low-power analog comparator interrupt 0
0x24		ACMP_LP1 ^{*1}	Low-power analog comparator interrupt 1
0x27	IIC0	IIC0_RXI	Receive data full
0x28		IIC0_TXI	Transmit data empty
0x29		IIC0_TEI	Transmit end
0x2A		IIC0_EEI	Transfer error
0x2C	IIC1	IIC1_RXI	Receive data full
0x2D		IIC1_TXI	Transmit data empty
0x2E		IIC1_TEI	Transmit end
0x2F		IIC1_EEI	Transfer error
0x34	DOC	DOC_DOPCI*3	Data operation circuit interrupt
0x3D	I/O Ports	IOPORT_GROUP1	Port 1 event
0x3E		IOPORT_GROUP2	Port 2 event
0x3F	ELC	ELC_SWEVT0	Software event 0
0x40		ELC_SWEVT1	Software event 1
0x46	GPT320	GPT0_CCMPA	Compare match A
0x47		GPT0_CCMPB	Compare match B
0x48		GPT0_CMPC	Compare match C
0x49]	GPT0_CMPD	Compare match D
0x4A		GPT0_OVF	Overflow
0x4B	1	GPT0_UDF	Underflow

Table 16.3 Asso	ociation between event signal	l names set in ELSRn.E	LS[7:0] bits and s	ignal numbers	(2 of 5)
-----------------	-------------------------------	------------------------	--------------------	---------------	----------



Event number	Interrupt request source	Name	Description
0x4C	GPT321	GPT1_CCMPA	Compare match A
0x4D		GPT1_CCMPB	Compare match B
0x4E		GPT1_CMPC	Compare match C
0x4F		GPT1_CMPD	Compare match D
0x50		GPT1_OVF	Overflow
0x51		GPT1_UDF	Underflow
0x52	GPT322	GPT2_CCMPA	Compare match A
0x53		GPT2_CCMPB	Compare match B
0x54		GPT2_CMPC	Compare match C
0x55		GPT2_CMPD	Compare match D
0x56		GPT2_OVF	Overflow
0x57		GPT2_UDF	Underflow
0x58	GPT323	GPT3_CCMPA	Compare match A
0x59		GPT3_CCMPB	Compare match B
0x5A		GPT3_CMPC	Compare match C
0x5B		GPT3_CMPD	Compare match D
0x5C		GPT3_OVF	Overflow
0x5D		GPT3_UDF	Underflow
0x5E	GPT164	GPT4_CCMPA	Compare match A
0x5F		GPT4_CCMPB	Compare match B
0x60		GPT4_CMPC	Compare match C
0x61		GPT4_CMPD	Compare match D
0x62		GPT4_OVF	Overflow
0x63		GPT4_UDF	Underflow
0x64	GPT165	GPT5_CCMPA	Compare match A
0x65		GPT5_CCMPB	Compare match B
0x66		GPT5_CMPC	Compare match C
0x67		GPT5_CMPD	Compare match D
0x68		GPT5_OVF	Overflow
0x69		GPT5_UDF	Underflow
0x6A	GPT166	GPT6_CCMPA	Compare match A
0x6B		GPT6_CCMPB	Compare match B
0x6C		GPT6_CMPC	Compare match C
0x6D		GPT6_CMPD	Compare match D
0x6E		GPT6_OVF	Overflow
0x6F		GPT6_UDF	Underflow
0x70	GPT	GPT_UVWEDGE	UVW edge event

Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (3 of 5)



Event number	Interrupt request source	Name	Description
0x71	SCI0	SCI0_RXI ^{*4}	Receive data full
0x72		SCI0_TXI ^{*4}	Transmit data empty
0x73		SCI0_TEI	Transmit end
0x74		SCI0_ERI*4	Receive error
0x75		SCI0_AM	Address match event
0x77	SCI1	SCI1_RXI	Receive data full
0x78		SCI1_TXI	Transmit data empty
0x79		SCI1_TEI	Transmit end
0x7A		SCI1_ERI	Receive error
0x7B		SCI1_AM	Address match event
0x7C	SCI9	SCI9_RXI	Receive data full
0x7D		SCI9_TXI	Transmit data empty
0x7E		SCI9_TEI	Transmit end
0x7F		SCI9_ERI	Receive error
0x80		SCI9_AM	Address match event
0x81	SPI0	SPI0_SPRI	Receive buffer full
0x82		SPI0_SPTI	Transmit buffer empty
0x83		SPI0_SPII	Idle
0x84		SPI0_SPEI	Error
0x85		SPI0_SPTEND	Transmission completed event
0x86	SPI1	SPI1_SPRI	Receive buffer full
0x87		SPI1_SPTI	Transmit buffer empty
0x88		SPI1_SPII	Idle
0x89		SPI1_SPEI	Error
0x8A		SPI1_SPTEND	Transmission completed event
0x8E	SCI2	SCI2_RXI	Receive data full
0x8F		SCI2_TXI	Transmit data empty
0x90		SCI2_TEI	Transmit end
0x91		SCI2_ERI	Receive error
0x92		SCI2_AM	Address match event
0x93	SCI3	SCI3_RXI	Receive data full
0x94		SCI3_TXI	Transmit data empty
0x95		SCI3_TEI	Transmit end
0x96		SCI3_ERI	Receive error
0x97		SCI3_AM	Address match event
0x98	GPT167	GPT7_CCMPA	Compare match A
0x99		GPT7_CCMPB	Compare match B
0x9A		GPT7_CMPC	Compare match C
0x9B		GPT7_CMPD	Compare match D
0x9C		GPT7_OVF	Overflow
0x9D		GPT7_UDF	Underflow

Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (4 of 5)



Event number	Interrupt request source	Name	Description
0x9E	GPT168	GPT8_CCMPA	Compare match A
0x9F		GPT8_CCMPB	Compare match B
0xA0		GPT8_CMPC	Compare match C
0xA1		GPT8_CMPD	Compare match D
0xA2		GPT8_OVF	Overflow
0xA3		GPT8_UDF	Underflow
0xA4	GPT169	GPT9_CCMPA	Compare match A
0xA5		GPT9_CCMPB	Compare match B
0xA6		GPT9_CMPC	Compare match C
0xA7		GPT9_CMPD	Compare match D
0xA8		GPT9_OVF	Overflow
0xA9		GPT9_UDF	Underflow

Table 16.3 Association between event signal names set in ELSRn.ELS[7:0] bits and signal numbers (5 of 5)

Note 1. Only pulse (edge detection) is supported.

Note 2. ELSR8, 9, 14, 15, and ELSR18 can select this event.

Note 3. This event occurs in Snooze mode.

Note 4. This event is not supported in FIFO mode.

16.3 Operation

16.3.1 Relation between Interrupt Handling and Event Linking

Event number for an event link is the same as that for the associated interrupt source. For information on generating event signals, see the explanation in the chapter for each event source module.

16.3.2 Linking Events

When an event occurs and that event is already set as a trigger in the Event Link Setting Register (ELSRn), the associated module is activated. The operation of the module must be set up in advance. Table 16.4 lists the operations of modules when an event occurs.

Module	Operations When Event is Input
GPT	 Start counting Stop counting Clear counting Up counting Down counting Input capture
DAC12	Start D/A conversion
CTSU	Start measurement operation
ADC12	Start A/D conversion
I/O Ports	 Change pin output based on the EORR (reset) or EOSR (set) Latch pin state to EIDR The following ports can be used for the ELC: Port 1 Port 2

Table 16.4 Module operations when event occurs

16.3.3 Example of Procedure for Linking Events

To link events:

- 1. Set the operation of the module for which an event is to be linked.
- 2. Set the appropriate ELSRn.ELS[7:0] bits for the module to be linked.



- 3. Set the ELCR.ELCON bit to 1 to enable linkage of all events.
- 4. Configure the module from which an event is output and activate the module. The link between the two modules is now active.
- 5. To stop event linkage of modules individually, set 0 to the ELSRn.ELS[7:0] bit associated with the modules. To stop linkage of all the events, set the ELCR.ELCON bit to 0.

If event link output from the RTC is to be used, set the ELC after the RTC settings, for example, for initialization and time setting. Unintended events may be generated if RTC settings are made after the ELC settings.

If event link output from the LVD is to be used, set the ELC after setting the LVD. To disable the LVD, do so after setting 0x00 to the associated ELSRn register.

16.4 Usage Notes

16.4.1 Linking DTC Transfer End Signals as Events

When linking the DTC transfer end signals as events, do not set the same peripheral module as the DTC transfer destination and event link destination. If set, the peripheral module might be started before DTC transfer to the peripheral module is complete.

16.4.2 Setting Clocks

To link events, you must enable the ELC and the related modules. The modules cannot operate if the related modules are in the module-stop state or in low power mode in which the module is stopped (Software Standby mode).

Some modules can perform in Snooze mode. For more information, see Table 16.3 and section 10, Low Power Modes.

16.4.3 Module-Stop Function Setting

The Module Stop Control Register C (MSTPCRC) can enable or disable ELC operation. The ELC is initially stopped after reset. Releasing the module-stop state enables access to the registers. The ELCON bit must be set to 0 before disabling ELC operation using the Module Stop Control Register. For more information, see Table 16.3 and section 10, Low Power Modes.

16.4.4 ELC Delay Time

In Figure 16.2, module A accesses module B through the ELC. There is a delay time in the ELC between module A and module B. Table 16.5 shows the ELC delay time.



Figure 16.2 ELC delay time

Table 16.5ELC delay time (1 of 2)

Clock domain	Clock frequency	ELC delay time			
clock_A = clock_B	clock_A = clock_B	0 cycle			



Table 16.5ELC delay time (2 of 2)

Clock domain	Clock frequency	ELC delay time
clock_A ≠ clock_B	clock_A = clock_B	1 cycle to 2 cycles
	clock_A > clock_B	1 cycle to 2 cycles of clock_B
	clock_A < clock_B	1 cycle to 2 cycles of clock_A



17. I/O Ports

17.1 Overview

The I/O port pins operate as general I/O port pins, I/O pins for peripheral modules, interrupt input pins, analog I/O, port group function for the ELC.

All pins operate as input pins immediately after a reset, and pin functions are switched by register settings. The I/O ports and peripheral modules for each pin are specified in the associated registers.

Figure 17.1 shows a connection diagram for the I/O port registers. The configuration of the I/O ports differs for different packages. Table 17.1 lists the I/O port specifications by package and Table 17.2 lists the port functions.



Figure 17.1 Connection diagram for I/O port registers

Table 17.1I/O port specifications (1 of 2)

	Package		Package		Package		Package		
Port	100 pins	Numb er of pins	80 pins	Numb er of pins	64 pins	Numb er of pins	48 pins	Numb er of pins	
Port 0	P000 to P008, P010 to P015	15	P000 to P006, P010 to P015	13	P000 to P004, P010 to P015	11	P000 to P002, P010 to P015	9	
Port 1	P100 to P115	16	P100 to P115	16	P100 to P113	14	P100 to P104, P108 to P112	10	



	Package		Package		Package		Package		
Port	100 pins	Numb er of pins	80 pins	Numb er of pins	64 pins	Numb er of pins	48 pins	Numb er of pins	
Port 2	P200 to P208, P212 to P215	13	P200, P201, P204 to P208, P212 to P215	11	P200 to P201, P204 to P208, P212 to P215	11	P200 to P201, P206 to P208, P212 to P215	9	
Port 3	P300 to P307	8	P300 to P306	7	P300 to P304	5	P300 to P302	3	
Port 4	P400 to P415	16	P400 to P403, P406 to P411, P415	11	P400 to P403, P407 to P411	9	P400 to P401, P407 to P409	5	
Port 5	P500 to P505	6	P500 to P504	5	P500 to P502	3	P500	1	
Port 6	P600 to P603, P608 to P610	7	P600, P601	2	_	0	_	0	
Port 7	P708, P714	2	P708, P714	2	—	0	—	0	
Port 8	P808, P809	2	P808, P809	2	—	0	—	0	

Table 17.1I/O port specifications (2 of 2)

Table 17.2 I/O port functions (1 of 2)

Port	Port name	Input pull-up	Input mode switching	Open drain output	5V tolerant	I/O
Port 0	P000 to P008, P010 to P015	1	-	—	—	Input / Output
Port 1	P100, P101	1	CMOS/TTL	1	—	Input / Output
	P102 to P107, P109 to P115	1	_	1	—	Input / Output
	P108	1	-	—	—	Input / Output
Port 2	P200, P214, P215	—	_	—	—	Input
	P201 to P203	1	_	1	_	Input / Output
	P204	1	CMOS/TTL	1	—	Input / Output
	P205, P206	1	CMOS/TTL	1	1	Input / Output
	P207, P208, P212, P213	1	-	1	—	Input / Output
Port 3	P300	1	-	_	_	Input / Output
	P301 to P307	1	-	1	_	Input / Output
Port 4	P400, P401, P407	1	CMOS/TTL	1	1	Input / Output
	P402 to P406, P409 to P415	1	-	1	—	Input / Output
	P408	1	CMOS/TTL	1	_	Input / Output
Port 5	P500 to P505	1	-	1	_	Input / Output
Port 6	P600 to P603, P608 to P610	1	-	1	_	Input / Output



Table 17.2I/O port functions (2 of 2)

Port	Port name	Input pull-up	Input mode switching	Open drain output	5V tolerant	I/O
Port 7	P708, P714	1	—	1	—	Input / Output
Port 8	P808, P809	1	_	1	—	Input / Output

Note: 🖌: Available

-: Setting prohibited

17.2 Register Descriptions

17.2.1 PCNTR1/PODR/PDR : Port Control Register 1

Base address: PORTm = 0x4004_0000 + 0x0020 × m (m = 0 to 8)

Offset address: 0x000 (PCNTR1/PODR)

 	(
0x002	(PDR)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	PODR 15	PODR 14	PODR 13	PODR 12	PODR 11	PODR 10	PODR 09	PODR 08	PODR 07	PODR 06	PODR 05	PODR 04	PODR 03	PODR 02	PODR 01	PODR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	PDR1 5	PDR1 4	PDR1 3	PDR1 2	PDR11	PDR1 0	PDR0 9	PDR0 8	PDR0 7	PDR0 6	PDR0 5	PDR0 4	PDR0 3	PDR0 2	PDR0 1	PDR0 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	PDR15 to PDR00	Pmn Direction	R/W
		0: Input (functions as an input pin)1: Output (functions as an output pin)	
31:16	PODR15 to PODR00	Pmn Output Data	R/W
		0: Low output 1: High output	

Note: m = 0 to 8, n = 00 to 15

Note: Be sure to set registers and bits that are not mounted in a product to their initial values.

The Port Control Register 1 (PCNTR1/PODR/PDR) is a 32-bit or 16-bit read/write register that controls port direction and port output data. The PCNTR1 specifies the port direction and output data, and is accessed in 32-bit units. The PDRn (bits [15:0] in PCNTR1) and PODRn (bits [31:16] in PCNTR1) respectively, are accessed in 16-bit units.

PDRn bits (Pmn Direction)

The PDRn bits select the input or output direction for individual pins on the associated port when the pins are configured as general I/O pins. Each pin on port m is associated with a PORTm.PCNTR1.PDRn bit. The I/O direction can be specified in 1-bit unit. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0. In the case of input only ports, PDRn bits are reserved. See Table 17.2. The PDRn bit in the PORTm.PCNTR1 register serves the same function as the PDR bit in the PFS.PmnPFS register.

PODRn bits (Pmn Output Data)

The PODRn bits hold data to be output from the general I/O pins. Bits of non-existent port m are reserved. Reserved bits are read as 0. The write value should be 0. In the case of input only ports, PODRn bits are reserved. See Table 17.2. The PODRn bit in the PORTm.PCNTR1 register serves the same function as the PODR bit in the PFS.PmnPFS register.



17.2.2 PCNTR2/EIDR/PIDR : Port Control Register 2

Base address: PORTm = 0x4004_0000 + 0x0020 × m (m = 0 to 8)

Offset address: 0x004 (PCNTR2/EIDR) 0x006 (PIDR)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	EIDR1 5	EIDR1 4	EIDR1 3	EIDR1 2	EIDR1 1	EIDR1 0	EIDR0 9	EIDR0 8	EIDR0 7	EIDR0 6	EIDR0 5	EIDR0 4	EIDR0 3	EIDR0 2	EIDR0 1	EIDR0 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	PIDR1 5	PIDR1 4	PIDR1 3	PIDR1 2	PIDR1 1	PIDR1 0	PIDR0 9	PIDR0 8	PIDR0 7	PIDR0 6	PIDR0 5	PIDR0 4	PIDR0 3	PIDR0 2	PIDR0 1	PIDR0 0
Value after reset:	х	х	х	х	х	х	х	х	х	x	х	х	х	х	x	x

Bit	Symbol	Function	R/W
15:0	PIDR15 to PIDR00	Pmn State	R
		0: Low level	
		1: High level	
31:16	EIDR15 to EIDR00 *2	Port Event Input Data ^{*1} When an ELC_PORTx signal occurs	R
		0: Low input 1: High input	

Note: m = 0 to 8, n = 00 to 15

Note: Be sure to set registers and bits that are not mounted in a product to their initial values.

Note 1. x = 1 or 2 for EIDR only

Note 2. Supported by ports 1 or 2.

The Port Control Register 2 (PCNTR2/EIDR/PIDR) allows read access to the Pmn state and the port event input data using 32-bit or 16-bit access.

The PCNTR2 represents the Pmn state and the port event input data, and is accessed in 32-bit units.

The PIDRn (bits [15:0] in PCNTR2) and EIDRn (bits [31:16] in PCNTR2) respectively, are accessed in 16-bit units. Bits associated with non-existent pins are reserved. Reserved bits are read as undefined.

PIDRn bits (Pmn State)

The PIDRn bits reflect the individual pin states of the port, regardless of the values set in PmnPFS.PMR and PORTm.PCNTR1.PDRn. The PIDRn bit in the PORTm.PCNTR2 register serves the same function as the PIDR bit in the PFS.PmnPFS register.

A pin state cannot be reflected in PIDRn when one of the following functions is enabled:

- Main clock oscillator (MOSC)
- Sub-clock oscillator (SOSC)
- Analog function (ASEL = 1)
- Capacitive Sensing Unit (CTSU2)

EIDRn bits (Port Event Input Data)

The EIDRn bits latch a pin state when an ELC_PORTx signal occurs. Pin states can only be input to EIDRn when PmnPFS.PMR and PORTm.PCNTR1.PDRn are 0. When the PmnPFS.ASEL bit is set to 1, the associated pin state is not reflected in EIDRn.


17.2.3 PCNTR3/PORR/POSR : Port Control Register 3

Base address:	PORTm = 0x4004_	_0000 + 0x0020 × m (m = 0 to 8)	

Offset address: 0x008 (PCNTR3/PORR) 0x00A (POSR)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	PORR 15	PORR 14	PORR 13	PORR 12	PORR 11	PORR 10	PORR 09	PORR 08	PORR 07	PORR 06	PORR 05	PORR 04	PORR 03	PORR 02	PORR 01	PORR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	POSR 15	POSR 14	POSR 13	POSR 12	POSR 11	POSR 10	POSR 09	POSR 08	POSR 07	POSR 06	POSR 05	POSR 04	POSR 03	POSR 02	POSR 01	POSR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	POSR15 to POSR00	Pmn Output Set	W
		0: No effect on output 1: High output	
31:16	PORR15 to PORR00	Pmn Output Reset	W
		0: No effect on output 1: Low output	

Note: m = 0 to 8, n = 00 to 15

Note: Be sure to set registers and bits that are not mounted in a product to their initial values.

The Port Control Register 3 (PCNTR3/PORR/POSR) is a 32-bit or 16-bit write register that controls the setting or resetting of the port output data.

The PCNTR3 controls the setting or resetting of the port output data, and is accessed in 32-bit units.

The POSRn (bits [15:0] in PCNTR3) and the PORRn (bits [31:16] in PCNTR3) respectively, are accessed in 16-bit units.

POSRn bits (Pmn Output Set)

POSR changes PODR when set by a software write. For example, for P100, when PORT1.PCNTR3.POSR00 = 1, PORT1.PCNTR1.PODR00 outputs 1. Bits associated with non-existent pins are reserved. The write value should always be 0. In the case of input only ports, POSRn bits are reserved. See Table 17.2.

PORRn bits (Pmn Output Reset)

PORR changes PODR when reset by a software write. For example, for P100, when PORT1.PCNTR3.PORR00 = 1, PORT1.PCNTR1.PODR00 outputs 0. Bits associated with non-existent pins are reserved. The write value should always be 0. In the case of input only ports, PORRn bits are reserved. See Table 17.2.

Note: When EORRn or EOSRn is set, writing is prohibited to PODRn, PORRn, and POSRn.

Note: PORRn and POSRn should not be set at the same time.



17.2.4 PCNTR4/EORR/EOSR : Port Control Register 4

Base address: PORTm = 0x4004_0000 + 0x0020 × m (m = 1, 2)

Offset address: 0x00C (PCNTR4/EORR) 0x00E (EOSR)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	EORR 15	EORR 14	EORR 13	EORR 12	EORR 11	EORR 10	EORR 09	EORR 08	EORR 07	EORR 06	EORR 05	EORR 04	EORR 03	EORR 02	EORR 01	EORR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	EOSR 15	EOSR 14	EOSR 13	EOSR 12	EOSR 11	EOSR 10	EOSR 09	EOSR 08	EOSR 07	EOSR 06	EOSR 05	EOSR 04	EOSR 03	EOSR 02	EOSR 01	EOSR 00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	EOSR15 to EOSR00	Pmn Event Output Set When an ELC_PORTx signal occurs	R/W
		0: No effect on output 1: High output	
31:16	EORR15 to EORR0	Pmn Event Output Reset When an ELC_PORTx signal occurs	R/W
		0: No effect on output 1: Low output	

Note: m = 1, 2, n = 00 to 15, x = 1, 2

Note: Be sure to set registers and bits that are not mounted in a product to their initial values.

The Port Control Register 4 (PCNTR4/EORR/EOSR) is a 32-bit or 16-bit read/write register that controls the setting or resetting of the port output data by an event input from the ELC.

The PCNTR4 controls the setting or resetting of the port output data by an event input from the ELC, and is accessed in 32bit units.

The EOSRn (bits [15:0] in PCNTR4) and EORRn (bits [31:16] in PCNTR4) respectively, are accessed in 16-bit units.

EOSRn bits (Pmn Event Output Set)

EOSR changes PODR when set because an ELC_PORTx signal occurs. For example, for P100 if PORT1.PCNTR4.EOSR00 is set to 1 when the ELC_PORTx occurs, PORT1.PCNTR1.PODR00 outputs 1. Bits associated with non-existent pins are reserved. The write value should always be 0. For input only ports, EOSRn bits are reserved. See Table 17.2.

EORRn bits (Pmn Event Output Reset)

EORR changes PODR when reset because an ELC_PORTx signal occurs. For example, for P100 if PORT1.PCNTR4.EORR00 = 1 when the ELC_PORTx occurs, PORT1.PCNTR1.PODR00 outputs 0. Bits associated with non-existent pins are reserved. The write value should always be 0. For input only ports, EORRn bits are reserved. See Table 17.2.

Note: When EORRn or EOSRn is set, writing is prohibited to PODRn, PORRn, and POSRn.

Note: EORRn and EOSRn should not be set at the same time.



17.2.5 PmnPFS/PmnPFS_HA/PmnPFS_BY : Port mn Pin Function Select Register (m = 0 to 8, n = 00 to 15)

Base address: PFS = 0x4004_0800

Offset address: 0x000 + 0x040 × m + 0x004 × n (PmnPFS) 0x002 + 0x040 × m + 0x004 × n (PmnPFS_HA) 0x003 + 0x040 × m + 0x004 × n (PmnPFS_BY)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:		—				PSEL[4:0]			—	-	—	_	—	_	_	PMR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0*1
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ASEL	ISEL	EOFF	R[1:0]	_	_	—	_	_	NCOD R	—	PCR	_	PDR	PIDR	PODR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0*1	0	0	х	0

Bit	Symbol	Function	R/W
0	PODR	Port Output Data 0: Low output 1: High output	R/W
1	PIDR	Pmn State 0: Low level 1: High level	R
2	PDR	Port Direction 0: Input (functions as an input pin) 1: Output (functions as an output pin)	R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
4	PCR	Pull-up Control 0: Disable input pull-up 1: Enable input pull-up	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
6	NCODR	N-Channel Open-Drain Control 0: CMOS output 1: NMOS open-drain output	R/W
11:7	_	These bits are read as 0. The write value should be 0.	R/W
13:12	EOFR[1:0]	Event on Falling/Event on Rising ^{*2} 0 0: Don't care 0 1: Detect rising edge 1 0: Detect falling edge 1 1: Detect both edges	R/W
14	ISEL	IRQ Input Enable 0: Not used as an IRQn input pin 1: Used as an IRQn input pin	R/W
15	ASEL	Analog Input Enable 0: Not used as an analog pin 1: Used as an analog pin	R/W
16	PMR	Port Mode Control 0: Used as a general I/O pin 1: Used as an I/O port for peripheral functions	R/W
23:17	_	These bits are read as 0. The write value should be 0.	R/W
28:24	PSEL[4:0]	Peripheral Select These bits select the peripheral function. For individual pin functions, see the associated tables in this chapter.	R/W
31:29		These bits are read as 0. The write value should be 0.	R/W



Note: Be sure to set registers and bits that are not mounted in a product to their initial values.

- Note 1. The initial value of P108, P201, and P300 is not 0x00000000. The initial value of P108 is 0x00010010, P201 is 0x00000010, and P300 is 0x00010010.
- Note 2. Supported by PORTn (n = 1, 2).

Port mn Pin Function Select Register (PmnPFS/PmnPFS_HA/PmnPFS_BY) is a 32-bit, 16-bit, or 8-bit read/write control register that selects the port mn pin function, and is accessed in 32-bit units. PmnPFS_HA (PmnPFS [15:0] bits) is accessed in 16-bit units. PmnPFS BY (PmnPFS[7:0] bits) is accessed in 8-bit units.

The available Port mn pin depends on the product. For details, see Table 17.1

PODR bit (Port Output Data), PIDR bit (Port State), PDR bit (Port Direction)

The PDR, PIDR, and PODR bits serve the same function as the PCNTR. When these bits are read, the PCNTR value is read.

PCR bit (Pull-up Control)

The PCR bit enables or disables an input pull-up resistor on the individual port pins. When a pin is in the input state with the associated bit in PmnPFS.PCR set to 1, the pull-up resistor connected to the pin is enabled. When a pin is set as a general port output pin, or a peripheral function output pin, the pull-up resistor for the pin is disabled regardless of the PCR setting. The pull-up resistor is also disabled in the reset state. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

NCODR bit (N-Channel Open-Drain Control)

The NCODR bit specifies the output type for the port pins. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

EOFR[1:0] bits (Event on Falling/Event on Rising)

The EOFR[1:0] bits select the edge detection method for the port group input signal. These bits support rising, falling, or both edge detections. When the EOFR[1:0] bits are set to 01b, 10b, or 11b, the input enable of the I/O cell is asserted. Following that, the event pulse is input from the external pin, and the GPIO outputs the event pulse to the ELC. Bits associated with non-existent pins are reserved. Reserved bits are read as 0. The write value should be 0.

ISEL bit (IRQ Input Enable)

The ISEL bit specifies IRQ input pins. This setting can be used in combination with the peripheral functions, although an IRQn (external pin interrupt) of the same number must only be enabled for one pin.

ASEL bit (Analog Input Enable)

The ASEL bit specifies analog pins. When a pin is set as an analog pin by this bit:

- 1. Specify it as a general I/O port in the Port Mode Control bit (PmnPFS.PMR)^{*1}.
- 2. Disable the pull-up resistor in the Pull-up Control bit (PmnPFS.PCR).
- 3. Specify the input in the Port Direction bit (PmnPFS.PDR). The pin state cannot be read at this point. The PmnPFS register is protected by the Write-Protect Register (PWPR). Release write-protect before modifying the register.
- Note 1. When the D/A converter output level is output to a port, select the I/O port for peripheral functions using the Port Mode Control bit to set the D/A output with the PmnPFS.PSEL bit.

The ISEL bit for an unspecified IRQn is reserved. The ASEL bit for an unspecified analog I/O pin is reserved.

PMR bit (Port Mode Control)

The PMR bit specifies the port pin function. Bits associated with non-existent pins are reserved. The write value should be 0.

PSEL[4:0] bits (Peripheral Select)

The PSEL[4:0] bits assign the peripheral function.



17.2.6 **PWPR** : Write-Protect Register

Base address:	PFS = 0x4004_0800
Offset address:	0x503

Bit position:	7	6	5	4	3	2	1	0
Bit field:	B0WI	PFSW E	_	_	_	_	—	_
/alue after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
5:0	—	These bits are read as 0. The write value should be 0.	R/W
6	PFSWE	 PmnPFS Register Write Enable 0: Writing to the PmnPFS register is disabled 1: Writing to the PmnPFS register is enabled 	R/W
7	BOWI	PFSWE Bit Write Disable 0: Writing to the PFSWE bit is enabled 1: Writing to the PFSWE bit is disabled	R/W

PFSWE bit (PmnPFS Register Write Enable)

Writing to the PmnPFS register is enabled only when the PFSWE bit is set to 1. You must first write 0 to the B0WI bit before setting PFSWE to 1.

BOWI bit (PFSWE Bit Write Disable)

Writing to the PFSWE bit is enabled only when the B0WI bit is set to 0.

17.2.7 **PRWCNTR : Port Read Wait Control Register**



Bit	Symbol	Function	R/W
1:0	WAIT[1:0]	Wait Cycle Control	R/W
		0 0: Setting prohibited	
		0 1: Insert a 1-cycle wait	
		1 0: Insert a 2-cycle wait	
		1 1: Insert a 3-cycle wait	
7:2	—	These bits are read as 0. The write value should be 0.	R/W

0

1

WAIT[1:0] bits (Wait Cycle Control)

The WAIT[1:0] bits specify the number of wait cycles for accessing the PCNTR2 and PFS registers, and reading the port pin state by ELC event.

17.3 Operation

17.3.1 General I/O Ports

All pins except P108 and P300 operate as general I/O ports after reset. General I/O ports are organized as 16 bits per port and can be accessed by port with the Port Control Registers (PCNTRn, where n = 1 to 4), or by individual pins with the Port mn Pin Function Select register. For details on these registers, see section 17.2. Register Descriptions.

Each port has the following bits:



- Port Direction bit (PDRn), which selects input or output direction
- Port Output Data bit (PODRn), which holds data for output
- Port Input Data bit (PIDRn), which indicates the pin states
- Event Input Data bit (EIDRn), which indicates the pin state when an ELC_PORTn (n = 1 or 2) signal occurs
- Port Output Set bit (POSRn), which indicates the output value when a software write occurs
- Port Output Reset bit (PORRn), which indicates the output value when a software write occurs
- Event Output Set bit (EOSRn), which indicates the output value when an ELC_PORTn (n = 1 or 2) signal occurs
- Event Output Reset bit (EORRn), which indicates the output value when an ELC_PORTn (n = 1 or 2) signal occurs.

17.3.2 Port Function Select

The following port functions are available for configuring each pin:

- I/O configuration: CMOS output or NMOS open-drain output, pull-up control
- General I/O port: Port direction, output data setting, and read input data
- Alternate function: Configured function mapping to the pin.

Each pin is associated with a Port mn Pin Function Select register (PmnPFS), which includes the associated PODR, PIDR, and PDR bits. In addition, the PmnPFS register includes the following:

- PCR: Pull-up resistor control bit that turns the input pull-up MOS on or off
- NCODR: N-channel open-drain control bit that selects the output type for each pin
- EOFR[1:0]: For selecting the edge of the event that input from the port group
- ISEL: IRQ input enable bit to specify an IRQ input pin
- ASEL: Analog input enable bit to specify an analog pin
- PMR: Port mode bit to specify the pin function of each port
- PSEL[4:0]: Port function select bits to select the associated peripheral function.

These configurations can be made by a single-register access to the Port mn Pin Function Select register. For details, see section 17.2.5. PmnPFS/PmnPFS_HA/PmnPFS_BY : Port mn Pin Function Select Register (m = 0 to 8, n = 00 to 15).

17.3.3 Port Group Function for ELC

In the MCU, Port 1 and Port 2 are assigned for the ELC port group function.

17.3.3.1 Behavior When ELC_PORTn (n = 1 or 2) is Input from ELC

The MCU supports the two functions described in this section when an ELC_PORTn (n = 1 or 2) signal comes from the ELC.

(1) Input to EIDR

For the GPI function (PDR = 0 and PMR = 0 in the PmnPFS register), when an ELC_PORTn (n = 1 or 2) signal comes from the ELC, the input enable of the I/O cell is asserted, and data from the external pins is read into the EIDR bit. See Figure 17.2

For the GPO function (PDR = 1) or the peripheral mode (PMR = 1), 0 is input into the EIDR bit from the external pins.





Figure 17.2 Event ports input data

(2) Output from PODR by EOSR and EORR

When an ELC_PORTn (n = 1 or 2) signal occurs, the data is output from the PODR to the external pin based on the settings in the EOSR and EORR registers.

- If EOSR is set to 1, when an ELC_PORTn (n = 1 or 2) signal occurs, the PODR register outputs 1 to the external pin. Otherwise, when EOSR = 0, the PODR value is retained.
- If EORR is set to 1, when ELC_PORTn (n = 1 or 2) signal occurs, the PODR register outputs 0 to the external pin. Otherwise, when EORR = 0, the PODR value is retained.





17.3.3.2 Behavior When an Event Pulse is Output to ELC

To output the event pulse from the external pins to the ELC, set the EOFR[1:0] bits in the PmnPFS register. For details, see section 17.2.5. PmnPFS/PmnPFS_HA/PmnPFS_BY : Port mn Pin Function Select Register (m = 0 to 8, n = 00 to 15). When the EOFR[1:0] bits are set, the input enable of the I/O cell is asserted.

Data from the external pin is the input. For example, for Port 1, when the data is input from P100 to P115, the data of those 16 pins is organized by OR logic. This data is formed into a one-shot pulse that goes to the ELC. The operation of Port n (n = 2) is also the same as Port 1. See Figure 17.4.







17.3.4 Wait Function for Port Read

Wait cycles for reading the port input data can be set in the PRWCNTR.WAIT[1:0] bits as follows:

- Read port input data (PIDR) by reading the PCNTR2 or PFS register.
- Latch port pin state to Event Input Data Register (EIDR) when an ELC_PORT1 or 2 signal occurs.

The number of access cycles is the value in PRWCNTR.WAIT[1:0] plus 1. For example, if PRWCNTR.WAIT[1:0] is set as 2'b10, then the wait is 2 cycles, and access is 3 clock cycles.

Table 17.3 shows the relationship of voltage, frequency, and wait cycles.

VCC = AVCC0	Access cycles ^{*1}	Wait cycles ^{*2}
More than 2.7 V	2 to 4	1 to 3
2.4 to 2.7 V	3 to 4	2 to 3
1.8 to 2.4 V	4	3
1.6 to 1.8 V	2 to 4	1 to 3

Note 1. Bus latency is not included.

Note 2. Number of wait cycles to set in Port Read Wait Control Register (PRWCNTR).

17.4 Handling of Unused Pins

Table 17.4 shows how to handle unused pins.

Table 17.4Handling of unused pins (1 of 2)

Pin name	Description
P201/MD	Use as a mode pin
RES	Connect to VCC through a resistor (pulling up)
P200/NMI	Connect to VCC through a resistor (pulling up)
P212/EXTAL	When the main clock oscillator is not used, set the MOSCCR.MOSTP bit to 1 (general port P212). When this pin is not used as port P212, configure it in the same way as ports 0 to 8.



Pin name	Description
P213/XTAL	When the main clock oscillator is not used, set the MOSCCR.MOSTP bit to 1 (general port P213). When this pin is not used as port P213, it is configured in the same way as ports 0 to 8. When the external clock is input to the EXTAL pin, leave this pin open.
P215/XCIN	When the sub-clock oscillator is not used, set the SOSCCR.SOSTP bit to 1 (general port P215). When this pin is not used as port P215, configure it in the same way as ports 0 to 8.
P214/XCOUT	When the sub-clock oscillator is not used, set the SOSCCR.SOSTP bit to 1 (general port P214). When this pin is not used as port P214, configure it in the same way as ports 0 to 8.
P1x to P8x	 If the direction setting is for input (PCNTR1.PDRn = 0), connect the associated pin to VCC (pulled up) through a resistor or to VSS (pulled down) through a resistor^{*1 *2} If the direction setting is for output (PCNTR1.PDRn = 1), release the pin^{*1}
P000 to P008, P010 to P015	If the direction setting is for input (PCNTR1.PDRn = 0), connect the associated pin to AVCC0 (pulled up) through a resistor or to AVSS0 (pulled down) through a resistor. (See Note (1))
VREFH0	Connect to AVCC0
VREFL0	Connect to AVSS0
VCC_DCDC	Open
VSS_DCDC	Open
VLO	Open

Table 17.4Handling of unused pins (2 of 2)

Note 1. Clear the PmnPFS.PMR, PmnPFS.ISEL, PmnPFS.PCR, and PmnPFS.ASEL bits to 0.

Note 2. P108, P201, and P300 should be enabled for input pull-up from the initial value (PmnPFS.PCR = 1).

17.5 Usage Notes

17.5.1 Procedure for Specifying the Pin Functions

To specify the I/O pin functions:

- 1. Clear the BOWI bit in the PWPR register. This enables writing to the PFSWE bit in the PWPR register.
- 2. Set 1 to the PFSWE bit in the PWPR register. This enables writing to the PmnPFS register.
- 3. Clear the Port Mode Control bit in the PMR to 0 for the target pin to select the general I/O port.
- 4. Specify the I/O function for the pin through the PSEL[4:0] bits settings in the PmnPFS register.
- 5. Set the PMR bit to 1 as required to switch to the selected I/O function for the pin.
- 6. Clear the PFSWE bit in the PWPR register. This disables writing to the PmnPFS register.
- 7. Set 1 to the BOWI bit in the PWPR register. This disables writing to the PFSWE bit in the PWPR register.

17.5.2 Procedure for Using Port Group Input

To use the port group input (port n (n = 1, 2)):

- 1. Set the ELSRx.ELS[7:0] bits to all 0 to ignore unexpected pulses. For more information, see section 16, Event Link Controller (ELC).
- 2. Set the EOFR[1:0] bits of the PmnPFS register to specify the rising, falling, or both edge detections.
- 3. Execute a dummy read or wait for a short time, for example 100 ns. Ignoring of unexpected pulses depends on the initial value of the external pin.
- 4. Set the ELSRx.ELS[7:0] bits to enable the event signals.

17.5.3 Port Output Data Register (PODR) Summary

This register outputs data as follows:

- 1. Outputs 0 if PCNTR4.EORR is set to 1 when ELC_PORTn (n = 1 or 2) signal occurs.
- 2. Outputs 1 if PCNTR4.EOSR is set to 1 when ELC_PORTn (n = 1 or 2) signal occurs.
- 3. Outputs 0 if PCNTR3.PORR is set to 1.



- 4. Outputs 1 if PCNTR3.POSR is set to 1.
- 5. Outputs 0 or 1 because PCNTR1.PODRn is set.
- 6. Outputs 0 or 1 because PmnPFS.PODRn is set.

Numbers in this list correspond to the priority for writing to the PODRn. For example, if 1. and 3. from the list occur at the same time, the higher priority event 1. is executed.

17.5.4 Notes on Using Analog Functions

To use an analog function, set the Port Mode Control bit (PMR) and the Port Direction bit (PDRn) to 0 so that the pin acts as a general input port. Next, set the Analog Input Enable bit (ASEL) in the Port mn Pin Function Select Register (PmnPFS.ASEL) to 1.

17.6 Peripheral Select Settings for Each Product

This section describes the pin function select configuration by the PmnPFS register. Some pin names have a _A, _B, _C, _D, _E, or _F suffix. The suffix can be ignored when assigning functionality, but assigning the same function to two or more pins simultaneously is prohibited. Only the allowed values (functions) should be specified in the PSEL bits of PmnPFS. If a value that is not allowed for the register is specified, the correct operation is not guaranteed.

PSEL[4:0] Settings Function P000 P001 P002 P003 P004 P005 P006 P007 P008 P010 P011 P012																
settings	Function	P000	P001	P002	P003	P004	P005	P006	P007	P008	P010	P011	P012	P013	P014	P015
00000b	(initial)	Hi-Z														
01100b	CTSU	TS21	TS22	TS23	TS24	TS25	_	_	—	—	TS30- CFC	TS31- CFC	TS32- CFC	TS33- CFC	_	TS28- CFC
ASEL bit		AN000	AN001	AN002	AN003	AN004	AN011	AN012	AN013	AN014	AN005 VREFH0	AN006 VREFL0	AN007	AN008	AN009 DA0	AN010
ISEL bit		IRQ6	IRQ7	IRQ2	-	IRQ3	-	-	-	-	-	—	-	_	-	IRQ7_A
NCODR bit		—	—	—	—	—	-	-	—	-	—	—	-	—	—	_
PCR bit		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
100-pin pro	duct	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
80-pin prod	uct	1	1	1	1	1	1	1	-	-	1	1	1	1	1	1
64-pin prod	uct	1	1	1	1	1	-	-	_	-	1	1	1	1	1	1
48-pin prod	uct	1	1	1	-	-	-	_	_	-	1	1	1	1	1	1

 Table 17.5
 Register settings for input/output pin function (PORT0)

✓: Available —: Setting prohibited

 Table 17.6
 Register settings for input/output pin function (PORT1) (1 of 2)

		Pin															
settings	Function	P100	P101	P102	P103	P104	P105	P106	P107	P108	P109	P110	P111	P112	P113	P114	P115
00000b	(initial)	Hi-Z								SWDIO	Hi-Z					-	
00001b	AGT	AGTIO 0_A	AGTEE 0	AGTO0	—	_	-	-	_	-	-	-	AGTOA 0	AGTOB 0	-	-	-
00010b	GPT	GTETR GA_A	GTETR GB_A	GTOW LO_A	GTOW UP_A	GTETR GB_B	GTETR GA_C	-	—	GTOUL O_C	GTOVU P_A	GTOVL O_A	_	-	-	-	-
00011b	GPT	GTIOC 5B_A	GTIOC 5A_A	GTIOC 2B_A	GTIOC 2A_A	GTIOC 1B_C	GTIOC 1A_C	GTIOC 8B_A	GTIOC 8A_A	GTIOC 0B_A	GTIOC 1A_A	GTIOC 1B_A	GTIOC 3A_A	GTIOC 3B_A	GTIOC 2A_C	GTIOC 2B_C	GTIOC 4A_C
00100Ь	SCI	RXD0_ A/ MISO0 _A/ SCL0_ A	TXD0_ A/ MOSI0 _A/ SDA0_ A	SCK0_ A	CTS0_ RTS0_ A/ SS0_A	RXD0_ C/ MISO0 _C/ SCL0_ C	_	_	_	_	SCK1_ E	CTS2_ RTS2_ B/ SS2_B	SCK2_ B	TXD2_ B/ MOSI2 _B/ SDA2_ B	_	_	_
00101Ь	SCI	SCK1_ A	CTS1_ RTS1_ A/ SS1_A	TXD2_ D/ MOSI2 _D/ SDA2_ D	_	-	_	-	_	CTS9_ RTS9_ B/ SS9_B	TXD9_ B/ MOSI9 _B/ SDA9_ B	RXD9_ B/ MISO9 _B/ SCL9_ B	SCK9_ B	SCK1_ D	_	-	-
00110b	SPI	MISOA _ ^A	MOSIA _A	RSPCK A_A	SSLA0 _A	SSLA1 _A	SSLA2 _A	SSLA3 _A	-	SSLB0 _ ^B	MOSIB _B	MISOB _ ^B	RSPCK B_B	SSLB0 _C	-	-	-
00111b	IIC	SCL1_ B	SDA1_ B	-	-	-	-	-	-	-	-	_	-	-	-	-	-



DEEL [4:0]		Pin															
settings	Function	P100	P101	P102	P103	P104	P105	P106	P107	P108	P109	P110	P111	P112	P113	P114	P115
01000b	KINT	KR00	KR01	KR02	KR03	KR04	KR05	KR06	KR07	-	-	-	-	-	_	-	_
01001b	CLKOUT/ ACMPLP/ RTC	-	-	-	_	_	_	-	-	-	CLKOU T_B	VCOUT	-	-	-	—	_
01010b	CAC/ ADC12/ DAC12	-	_	ADTRG 0_A	_	_	_	_	_	-	-	-	-	_	_	_	_
01100b	CTSU	TS26- CFC	TS16- CFC	TS15- CFC	TS14- CFC	TS13- CFC	TS34- CFC	-	-	-	TS10- CFC	TS11- CFC	TS12- CFC	TSCAP _C	TS27- CFC	TS29- CFC	TS35- CFC
10000b	CAN	-	—	CRX0_ C	CTX0_ C	-	-	-	-	-	CTX0_ A	CRX0_ A	-	—	_	_	_
ASEL bit	•	CMPIN 0_A	CMPRE F0_A	CMPIN 1_A	CMPRE F1_A	-	-	-	-	-	-	-	-	—	_	_	_
ISEL bit		IRQ2_A	IRQ1_A	-	_	IRQ1_B	IRQ0_B	-	-	-	-	IRQ3_A	IRQ4_A	-	_	-	_
NCODR bit		1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1
PCR bit		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
100-pin proc	duct	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	~
80-pin produ	uct	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
64-pin produ	uct	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-	-
48-pin produ	uct	1	1	1	1	1	_	_	_	1	1	1	1	1	_	_	_

Table 17.6 Register settings for input/output pin function (PORT1) (2 of 2)

✓ : Available
 —: Setting prohibited

Register settings for input/output pin function (PORT2) Table 17.7

DEEL [4:0]		Pin												
settings	Function	P200	P201	P202	P203	P204	P205	P206	P207	P208	P212	P213	P214	P215
00000b	(initial)	Hi-Z												
00001b	AGT	-	-	-	-	AGTIO1_ A	AGTO1	_	-	AGTOB0_ A	AGTEE1	-	-	
00010b	GPT	_	_	_	-	GTIW_A	GTIV_A	GTIU_A	_	-	GTETRG B_D	GTETRG A_D	_	-
00011b	GPT	-	-	_	-	GTIOC4B _ ^B	GTIOC4A _ ^B	_	_	-	GTIOC0B _D	GTIOC0A _D	_	_
00100Ь	SCI	-	-	SCK2_A	CTS2_RT S2_A/ SS2_A	SCK0_D	TXD0_D/ MOSI0_D/ SDA0_D	RXD0_D/ MISO0_D/ SCL0_D	_	_	_	-	_	_
00101b	SCI	_	-	RXD9_A/ MISO9_A/ SCL9_A	TXD9_A/ MOSI9_A/ SDA9_A	SCK9_A	CTS9_RT S9_A/ SS9_A	_	_	_	RXD1_A/ MISO1_A/ SCL1_A	TXD1_A/ MOSI1_A/ SDA1_A	_	_
00110b	SPI	-	-	MISOB_A	MOSIB_A	RSPCKB_ A	SSLB0_A	SSLB1_A	-	-	-	-	_	_
00111b	IIC	—	-	—	—	SCL0_B	SCL1_A	SDA1_A	—	—	—	-	—	-
01001b	CLKOUT/ ACMPLP/ RTC	_	_	_	_	_	CLKOUT_ A	_	_	_	_	_	_	
01010b	CAC/ ADC12/ DAC12	_	-	_	_	CACREF_ A	_	_	_	_	_	-	_	_
01100b	CTSU	-	-	—	—	TS00	—	_	—	—	—	-	_	_
ASEL bit		-	-	—	—	—	—	_	—	—	—	-	_	—
ISEL bit		-	-	—	—	—	IRQ1	IRQ0	—	—	IRQ3_B	IRQ2_B	_	—
NCODR bit		-	1	1	1	1	1	1	1	1	1	1	—	—
PCR bit		—	1	1	1	1	1	1	1	1	1	1	—	-
100-pin pro	duct	1	1	1	1	1	1	1	1	1	1	1	1	<
80-pin prod	uct	1	1	—	—	1	1	1	1	1	1	1	1	1
64-pin prod	uct	1	1	—	_	1	1	1	1	1	1	1	1	1
48-pin prod	uct	1	1	_	—	—	_	1	1	1	1	1	1	1

✓: Available
 —: Setting prohibited



		Pin P300 P301 P302 P303 P304 P305 P306 P307													
settings	Function	P300	P301	P302	P303	P304	P305	P306	P307						
00000b	(initial)	SWCLK	Hi-Z												
00001b	AGT	—	AGTIO0_D	—	—	—	—	—	_						
00010b	GPT	GTOUUP_C	GTOULO_A	GTOUUP_A	—	—	—	—	—						
00011b	GPT	GTIOC0A_A	GTIOC4B_A	GTIOC4A_A	GTIOC7B_A	GTIOC7A_A	—	—	—						
00100ь	SCI	_	RXD2_A/ MISO2_A/SCL2_A	TXD2_A/ MOSI2_A/ SDA2_A	_	_	_	_	_						
00101b	SCI	_	CTS9_RTS9_D/ SS9_D	_	_	-	_	-	_						
00110b	SPI	SSLB1_B	SSLB2_B	SSLB3_B	—	—	—	—	—						
01100b	CTSU	—	TS09-CFC	TS08-CFC	TS02-CFC	—	_	—	_						
ASEL bit		_	—	—	—	_	_	—	_						
ISEL bit		_	IRQ6_A	IRQ5_A	—	—	—	—	_						
NCODR bit		—	1	1	1	1	1	1	1						
PCR bit		1	1	1	1	1	1	1	1						
100-pin pro	duct	1	1	1	1	1	1	1	1						
80-pin prod	uct	1	1	1	1	1	1	1	—						
64-pin prod	uct	1	1	✓	1	1	-	-	-						
48-pin prod	uct	1	1	1	-	-	-	-	-						

Table 17.8 Register settings for input/output pin function (PORT3)

✓: Available —: Setting prohibited

Table 17.9 Register settings for input/output pin function (PORT4) (1 of 2)

DEEL [4:0]		Pin															
settings	Function	P400	P401	P402	P403	P404	P405	P406	P407	P408	P409	P410	P411	P412	P413	P414	P415
00000b	(initial)	Hi-Z															
00001b	AGT	AGTIO 1_C	—	AGTIO 0_E ^{*1/} AGTIO 1_D ^{*1}	AGTIO 0_F ^{*1/} AGTIO 1_E ^{*1}	—	—	—	AGTIO 0_C	—	-	AGTOB 1	AGTOA 1	—	—	_	_
00010b	GPT	-	GTETR GA_B	—	—	—	—	—	-	GTOW LO_B	GTOW UP_B	GTOVL O_B	GTOVU P_B	GTOUL O_B	GTOUU P_B	—	-
00011b	GPT	GTIOC 6A_A	GTIOC 6B_A	_	GTIOC 3A_B	GTIOC 3B_B	GTIOC 1A_B	GTIOC 1B_B	-	GTIOC 5B_B	GTIOC 5A_B	GTIOC 9B_A	GTIOC 9A_A	-	-	GTIOC 0B_C	GTIOC 0A_C
00100b	SCI	SCK0_ B	CTS0_ RTS0_ B/ SS0_B	_	_	_	_	_	CTS0_ RTS0_ D/ SS0_D	CTS1_ RTS1_ D/ SS1_D	_	RXD0_ B/ MISO0 _B/ SCL0_ B	TXD0_ B/ MOSI0 _B/ SDA0_ B	SCK0_ E	CTS0_ RTS0_ E/ SS0_E	_	_
00101b	SCI	SCK1_ B	TXD1_ B/ MOSI1 _B/ SDA1_ B	RXD1_ B/ MISO1 _B/ SCL1_ B	CTS1_ RTS1_ B/ SS1_B	_	_	_	_	RXD3_ A/ MISO3 _A/ SCL3_ A	TXD3_ A/ MOSI3 _A/ SDA3_ A	SCK3_ A	CTS3_ RTS3_ A	_	_	_	_
00110b	SPI	-	-	-	-	-	-	-	SSLB3 _A	-	-	MISOA _B	MOSIA _B	RSPCK A_B	SSLA0 _B	SSLA1 _B	SSLA2 _B
00111b	IIC	SCL0_ A	SDA0_ A	-	-	-	-	-	SDA0_ B	SCL0_ C	-	-	_	-	-	_	-
01001b	CLKOUT/ ACMPLP/ RTC	-	-	_	_	-	-	-	RTCOU T	-	-	-	_	_	—	_	_
01010b	CAC/ ADC12/ DAC12	CACRE F_C	-	_	_	-	-	-	ADTRG 0_B	-	-	-	_	_	—	_	_
01100b	CTSU	_	-	TS18	TS17	_	_	_	-	TS04	TS05	TS06	TS07	-	_	_	_
10000b	CAN	-	CTX0_ B	CRX0_ B	-	-	-	-	-	-	-	-	_	-	-	_	_
ASEL bit		-	-	-	_	-	-	-	-	-	-	-	_	-	-	_	-
ISEL bit		IRQ0_A	IRQ5	IRQ4	_	-	-	-	-	IRQ7_B	IRQ6_B	IRQ5_B	IRQ4_B	-	_	_	—
NCODR bit		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



P415

1

1

1

_

P414

1

1

		Pin													
PSEI [4:0]				-	-	-	-			-	-	-	-	-	
settings	Function	P400	P401	P402	P403	P404	P405	P406	P407	P408	P409	P410	P411	P412	P413
PCR bit		1	1	1	1	1	1	1	1	1	1	1	1	1	1
100-pin proc	duct	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 17.9 Register settings for input/output pin function (PORT4) (2 of 2)

✓ : Available
 —: Setting prohibited

1

1

1

.

1

1

1

80-pin product

64-pin product

48-pin product

Note 1. To use this pin function, set the PmnPFS.PSEL[4:0] bits and set the AGTIOSEL.SEL[1:0] bits. For details, see section 21.2.10. AGTIOSEL : AGT Pin Select Register.

1

1

1

1

1

1

1

1

1

/

1

1

1

_

Table 17.10 Register settings for input/output pin function (PORT5)

1

1

DSEL [4:0]		Pin					
settings	Function	P500	P501	P502	P503	P504	P505
00000b	(initial)	Hi-Z					
00010b	GPT	GTIU_B	GTIV_B	GTIW_B	GTETRGA_E	GTETRGB_E	—
00011b	GPT	GTIOC2A_B	GTIOC2B_B	GTIOC3B_C	-	—	—
00101b	SCI	-	TXD1_C/MOSI1_C/ SDA1_C	RXD1_C/MISO1_C/ SCL1_C	SCK1_C	CTS1_RTS1_C/SS1_C	_
ASEL bit	•	_	AN017	AN018	AN019	AN020	—
ISEL bit		—	-	—	-	—	—
NCODR bit		1	1	1	1	1	1
PCR bit		1	1	1	1	1	1
100-pin pro	duct	1	1	1	1	1	✓
80-pin prod	uct	1	1	1	1	1	—
64-pin prod	uct	1	1	1	-	-	-
48-pin prod	uct	✓	—	—	—	—	_

✓: Available —: Setting prohibited

Table 17.11 Register settings for input/output pin function (PORT6)

PSEI [4:0]		Pin						
settings	Function	P600	P601	P602	P603	P608	P609	P610
00000b	(initial)	Hi-Z						
00011b	GPT	GTIOC6B_C	GTIOC6A_C	GTIOC7B_B	GTIOC7A_B	GTIOC4B_C	GTIOC5A_C	GTIOC5B_C
00101b	SCI	SCK9_C	RXD9_C/MISO9_C/ SCL9_C	TXD9_C/MOSI9_C/ SDA9_C	CTS9_RTS9_C/ SS9_C	_	_	—
NCODR bit		1	1	1	1	1	1	1
PCR bit		1	1	1	1	1	1	1
100-pin pro	duct	1	1	1	1	1	1	1
80-pin prod	uct	1	1	-	-	—	—	—
64-pin prod	uct	—	—	-	-	—	-	—
48-pin prod	uct	-	-	-	-	-	-	_

✓: Available —: Setting prohibited

Table 17.12 Register settings for input/output pin function (PORT7) (1 of 2)

Pin		Pin	
settings	settings Function P708		P714
00000b	(initial) Hi-Z		
00101b	SCI	RXD1_D/MISO1_D/SCL1_D —	
00110b	SPI	SSLA3_B	-
NCODR bit		1	✓
PCR bit		 ✓ 	 Image: A state of the state of
100-pin prov	duct	 ✓ 	✓



Table 17.12 Register settings for input/output pin function (PORT7) (2 of 2)

DSEL [4:0]		Pin			
settings	Function	P708	P714		
80-pin product		 Image: A start of the start of	✓		
64-pin product		_	-		
48-pin product		1	_		

✓: Available
 —: Setting prohibited

Register settings for input/output pin function (PORT8) Table 17.13

PSFL (4:0)				
settings	Function	P808	P809	
00000b	(initial)	Hi-Z		
ASEL bit		-	-	
ISEL bit		-	-	
NCODR bit		✓	1	
PCR bit		✓	1	
100-pin product		✓	1	
80-pin product		✓	1	
64-pin product		-	-	
48-pin prod	uct	-	-	

✓: Available —: Setting prohibited



18. Key Interrupt Function (KINT)

18.1 Overview

The key interrupt function (KINT) generates the key interrupt by detecting rising or falling edge on the key interrupt input pins. Figure 18.1 shows a block diagram and Table 18.1 lists the input pins.



Figure 18.1 KINT block diagram

All key return factors are merged by an OR gate, and the key interrupt signal, KEY_INTKR, is the output of the AND gate to mask the merged key return factor by the KEY_INTKR mask signal. When using KRF.KIFn flag (KRCTL.KRMD = 1), the KEY_INTKR mask signal is used as the output mask that is asserted by clearing KRF.KIFn flag.

Table 18.1 KINT I/O pins

Pin name	I/O	Function
KR00 to KR07	Input	Key interrupt input pins

18.2 Register Descriptions

18.2.1 KRCTL : Key Return Control Register

Base address: KINT = 0x4008_0000 Offset address: 0x00



Bit	Symbol	Function	R/W
0	KREG	Detection Edge Selection (KR00 to KR07 pins)	R/W
		0: Falling edge 1: Rising edge	
6:1	_	These bits are read as 0. The write value should be 0.	R/W
7	KRMD	Usage of Key Interrupt Flags (KRF.KIF0 to KRF.KIF7) 0: Do not use key interrupt flags 1: Use key interrupt flags	R/W

The KRCTL register controls the usage of the key interrupt flags, KRF.KIFn (n = 0 to 7), and sets the detection edge.



18.2.2 KRF : Key Return Flag Register

Base address:	KINT = 0x4008_0000
Offset address:	0x04

Bit position:	7	6	5	4	3	2	1	0
Bit field:	KIF7	KIF6	KIF5	KIF4	KIF3	KIF2	KIF1	KIF0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	
7:0	KIF0 to KIF7	Key Interrupt Flag n 0: No interrupt detected	R/W
		1: Interrupt detected	

The KRF register controls the key interrupt flags, KIFn.

When KRCTL.KRMD = 0, setting the KIFn flag to 1 is prohibited. When setting the KIFn flag to 1, the KIFn value does not change.

To clear the KIFn flag, confirm the target flag is 1 before writing 0 to the bit, then write 1 to the other flags.

18.2.3 KRM : Key Return Mode Register

Base address:	KINT =	0x4008_	0000					
Offset address:	0x08							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	KIMC7	KIMC6	KIMC5	KIMC4	KIMC3	KIMC2	KIMC1	KIMC0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	
7:0	KIMC0 to KIMC7	ey Interrupt Mode Control n	
		0: Do not detect key interrupt signals	
		1: Detect key interrupt signals	

The KRM register sets the key interrupt mode.

An interrupt is generated when the target bit in the KRM register is set while a low level (KRCTL.KREG = 0) or a high level (KRCTL.KREG = 1) is being input to the KR0n pin. To ignore this interrupt, set the KRM register after disabling the interrupt handling.

KINT can be assigned in the PmnPFS.PSEL[4:0] bits. The on-chip pull-up resistors can also be applied by setting the associated key interrupt input pin in the pull-up resistor. For details, see section 17, I/O Ports.

18.3 Operation

18.3.1 Operation When Not Using the Key Interrupt Flags (KRCTL.KRMD = 0)

A key interrupt signal, KEY_INTKR, is generated when the valid edge specified in the KRCTL.KREG bit is input to a KR0n pin. To identify the channel to which the valid edge is input, read the port register and check the port level after the KEY_INTKR signal is generated.

The KEY_INTKR signal changes based on the input level of the KR0n pin.





Figure 18.2 Operation of KEY_INTKR signal when a key interrupt is input to a single channel

Figure 18.3 shows the operation when a valid edge is input to multiple KR0n pins. The KEY_INTKR signal is set while a low level is being input to one pin (when KRCTL.KREG = 0). Therefore, even if a falling edge is input to another pin in this period, the KEY_INTKR signal is not generated again. See [1] in Figure 18.3.



Figure 18.3 Operation of KEY_INTKR signal when key interrupts are input to multiple channels

18.3.2 Operation When Using the Key Interrupt Flags (KRCTL.KRMD = 1)

The KEY_INTKR signal is generated when the valid edge specified in the KRCTL.KREG bit is input to KR0n pins. To identify the channels to which the valid edge is input, read the KRF register after the KEY_INTKR signal is generated. If the KRCTL.KRMD bit is set to 1, clear the KEY_INTKR signal by clearing the associated bit in the KRF register.

As Figure 18.4 shows, only one interrupt is generated each time a falling edge is input to one channel, (when KRCTL.KREG = 0), regardless of whether the KRF.KIFn flag is cleared before or after a rising edge is input.





Figure 18.4 Basic operation of KEY_INTKR signal when key interrupt flag is used

Figure 18.5 shows the operation when a valid edge is input to multiple KR0n pins. A falling edge is also input to the KR01 and KR05 pins after a falling edge is input to the KR00 pin (when KRCTL.KREG = 0). The KRF.KIF1 flag is set when the KRF.KIF0 flag is cleared. The KEY_INTKR signal is negated 1 PCLKB clock cycle, after the KRF.KIF0 flag is cleared. See [1] in Figure 18.5.

Also, after a falling edge is input to the KR05 pin, the KRF.KIF5 flag is set. The KRF.KIF1 flag is cleared at time [2] in the figure. The KEY_INTKR signal is negated 1 PCLKB clock cycle, after the KRF.KIF1 flag is cleared. See [3] in the figure. It is therefore possible to generate each key interrupt when a valid edge is input to multiple channels.





18.4 Usage Notes

- If the KEY_INTKR signal is used as the snooze request, the KRCTL.KRMD bit should be set to 0.
- If the KEY_INTKR signal is used as the interrupt source for returning to Normal mode from Snooze and Software Standby modes, the KRCTL.KRMD bit should be set to 1.
- When KINT is assigned to a pin, this pin input is always enabled in the Software Standby mode, and if the pin level changes, the associated KRF.KIFn flag can be set. Therefore, a KEY_INTKR signal might be generated on canceling Software Standby mode. To ignore changes to the KR0n pin during a Software Standby, clear the associated KRM.KIMCn bit before entering Software Standby. After canceling Software Standby mode, the KRF.KIFn flag should be cleared before the associated KRM.KIMCn bit can be set.



19. Port Output Enable for GPT (POEG)

19.1 Overview

The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state in one of the following ways:

- Input level detection of the GTETRGn (n = A, B) pins
- Output-disable request from the GPT
- Oscillation stop detection of the clock generation circuit
- Register settings

The GTETRGn (n = A, B) pins can be used as GPT external trigger input pins.

Table 19.1 lists the POEG specifications, Figure 19.1 shows a block diagram, and Table 19.2 lists the input pins.

Table 19.1 POEG specification

Parameter	Specifications
Output-disable control through input level detection	 The GPT output pins can be disabled when a GTETRGn rising edge or falling edge is sampled after polarity and filter selection.
Output-disable request from the GPT	• When the GTIOCxA pin and the GTIOCxB pin are driven to an active level simultaneously, the GPT generates an output-disable request to the POEG. Through reception of these requests, the POEG can control whether the GTIOCxA and GTIOCxB pins are output-disabled.
Output-disable control through oscillation stop detection	The GPT output pins can be disabled when oscillation of the clock generation circuit stops.
Output-disable control by software (registers)	The GPT output pins can be disabled by modifying the register settings.
Interrupt	 Interrupts are generated in response when the port GTETRGn input detected. Interrupts are generated in response when the GPTx output-disable request detected.
External trigger output to the GPT	• The GTETRGn signals can be output to the GPT after polarity and filter selection. (count start, count stop, count clear, up-count, down-count, or input capture function)
Noise filtering	 For input from the GTETRGn pins, PCLKB/1, PCLKB/8, PCLKB/32, or PCLKB/128 can be selected as the noise filtering clock. (Filtering is performed by sampling the input signals three times using the selected clock.) Positive or negative polarity can be selected for any of the GTETRGn input pins. Signal state after polarity and filter selection can be monitored.

Note: n = A, B, x = 0 to 9





Figure 19.1 POEG block diagram

Table 19.2POEG input pins

Pin name	I/O	Description
GTETRGA	Input	GPT output pin output-disable request signal or GPT external trigger input pin A
GTETRGB	Input	GPT output pin output-disable request signal or GPT external trigger input pin B

19.2 Register Descriptions

19.2.1 POEGGn : POEG Group n Setting Register (n = A, B)

Base address:	POEG :	= 0x4004	_2000													
Offset address:	0x000 (0x100 ()x000 (POEGGA))x100 (POEGGB)														
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	NFC	S[1:0]	NFEN	INV	_	—	_	_	_	_	_	_	—	_	_	ST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	OSTP E	IOCE	PIDE	SSF	OSTP F	IOCF	PIDF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Symbol	Function	R/W
0	PIDF	Port Input Detection Flag 0: No output-disable request from the GTETRGn pin occurred 1: Output-disable request from the GTETRGn pin occurred.	R/W ^{*1}
1	IOCF	Detection Flag for GPT Output-Disable Request0: No output-disable request from GPT occurred.1: Output-disable request from GPT occurred.	R/W ^{*1}
2	OSTPF	Oscillation Stop Detection Flag 0: No output-disable request from oscillation stop detection occurred 1: Output-disable request from oscillation stop detection occurred	R/W ^{*1}
3	SSF	Software Stop Flag 0: No output-disable request from software occurred 1: Output-disable request from software occurred	R/W
4	PIDE	 Port Input Detection Enable 0: Disable output-disable requests from the GTETRGn pins 1: Enable output-disable requests from the GTETRGn pins 	R/W*2
5	IOCE	Enable for GPT Output-Disable Request 0: Disable output-disable requests from GPT 1: Enable output-disable requests from GPT	R/W*2
6	OSTPE	Oscillation Stop Detection Enable 0: Disable output-disable requests from oscillation stop detection 1: Enable output-disable requests from oscillation stop detection	R/W*2
15:7	_	These bits are read as 0. The write value should be 0.	R/W
16	ST	GTETRGn Input Status Flag 0: GTETRGn input after filtering was 0 1: GTETRGn input after filtering was 1	R
27:17	—	These bits are read as 0. The write value should be 0.	R/W
28	INV	GTETRGn Input Reverse 0: Input GTETRGn as-is 1: Input GTETRGn in reverse	R/W
29	NFEN	Noise Filter Enable 0: Disable noise filtering 1: Enable noise filtering	R/W
31:30	NFCS[1:0]	 Noise Filter Clock Select 0 0: Sample GTETRGn pin input level three times every PCLKB 0 1: Sample GTETRGn pin input level three times every PCLKB/8 1 0: Sample GTETRGn pin input level three times every PCLKB/32 1 1: Sample GTETRGn pin input level three times every PCLKB/128 	R/W

Note 1. Only 0 can be written to clear the flag.

Note 2. Can be modified only once after a reset.

The POEGGn (n = A, B) registers control the output-disable state of the GPT pins, interrupts, and the external trigger input to the GPT.

The register POEGGA response to GTETRGA pin, GPT's group A output-disable request. The register POEGGB response to GTETRGB pin, GPT's group B output-disable request.

19.3 Output-Disable Control Operation

If any of the following conditions is satisfied, the GTIOCxA, GTIOCxB, and the 3-phase PWM output for BLDC motor control pins can be set to output-disable:

- Input level or edge detection of the GTETRGn pins When POEGGn.PIDE is 1, the POEGGn.PIDF flag is set to 1.
- Output-disable request from the GPT When POEGGn.IOCE is 1, the POEGGn.IOCF flag is set to 1 if the disable request is enabled by GTINTAD. The GTINTAD.GRPABH and GTINTAD.GRPABL settings apply to the group selected by the GPT register GTINTAD.GRP[1:0] or OPSCR.GRP.



- Oscillation stop detection for the clock generation circuit While POEGGn.OSTPE is 1, the halt status of the main clock oscillator is detected and the POEGGn. OSTPF flag is set to 1.
- SSF bit setting When POEGGn.SSF is set to 1, the GPT and PWM output are disabled.

The output-disable state is controlled in the GPT module. The output-disable of the GTIOCxA and GTIOCxB pins is set in the GTINTAD.GRP[1:0], GTIOR.OADF[1:0], and GTIOR.OBDF[1:0] bits in GPTx. The output-disable of the 3-phase PWM output for BLDC motor control pins is set in the OPSCR.GRP bit and OPSCR.GODF bit in GPT_OPS.

19.3.1 Pin Input Level Detection Operation

If the input conditions set in POEGGn.PIDE, POEGGn.NFCS[1:0], POEGGn.NFEN, and POEGGn.INV occur on the GTETRGn pins, the GPT output pins are output-disabled.

19.3.1.1 Digital Filter

Figure 19.2 shows high-level detection by the digital filter. When a high level associated with the POEGGn.INV polarity setting is detected three times consecutively with the sampling clock selected in POEGGn.NFCS[1:0], the detected level is recognized as high, and the GPT output pins are output-disabled. If even one low level is detected during this interval, the detected level is not recognized as high. In addition, in an interval where the sampling clock is not output, changes of the levels on the GTETRGn pins are ignored.



19.3.2 Output-Disable Requests from the GPT

For details on the operation, see the description for GTIOC Pin Output Negate Control in section 20, General PWM Timer (GPT).

19.3.3 Output-Disable Control Using Detection of Stopped Oscillation

When the oscillation stop detection function in the clock generation circuit detects stopped oscillation while POEGGn.OSTPE is 1, the GPT output pins are output-disabled for each group.

19.3.4 Output-Disable Control Using Registers

The GPT output pins can be directly controlled by writing 1 to the Software Stop flag, POEGGn.SSF.



19.3.5 Release from Output-Disable

To release the GPT output pins placed in the output-disable state, either return them to their initial state with a reset or clear all of the following flags:

- POEGGn.PIDF
- POEGGn.IOCF
- POEGGn.OSTPF
- POEGGn.SSF

Writing 0 to the POEGGn.PIDF flag is ignored (the flag is not cleared) if the external input pins, GTETRGn are not disabled and the POEGGn.ST bit is not set to 0.

Writing 0 to the POEGGn.IOCF flag is valid (the flag is cleared) only if all of the GTST.OABHF and GTST.OABLF flags in the GPT are set to 0.

Writing 0 to the POEGGn.OSTPF flag is ignored (the flag is not cleared) if the OSTDSR.OSTDF flag in the clock generation circuit is not set to 0. In addition, when the flag set and release occur at the same time, the flag set takes precedence.

Figure 19.3 shows the release timing for output-disable. The output-disable is released at the beginning of the next count cycle of the GPT after the flag is cleared.





19.4 Interrupt Sources

The POEG generates an interrupt request for the following factors:

- Output-disable control by the input level detection
- Output-disable request from the GPT

Table 19.3 lists the conditions for interrupt requests.



Interrupt source	Symbol	Associated flag	Trigger conditions
POEG group A interrupt	POEG_GROUPA	POEGGA.IOCF	An output-disable request from a GPT disable request occurred
		POEGGA.PIDF	An output-disable request from the GTETRGA pin occurred
POEG group B interrupt	POEG_GROUPB	POEGGB.IOCF	An output-disable request from a GPT disable request occurred
		POEGGB.PIDF	An output-disable request from the GTETRGB pin occurred

Table 19.3 Interrupt sources and conditions

19.5 External Trigger Output to the GPT

The POEG outputs signals generated by filtering and level detection of GTETRGn pins input signals as the GPT operation trigger signal for the following:

- Count start
- Count stop
- Count clear
- Up-count
- Down-count
- Input capture

For the POEGGn.INV polarity setting signal, when the same level is input three times continuously with the sampling clock selected in POEGGn.NFCS[1:0], that value is output. Set the control registers the same as for the input level detection operation described in section 19.3.1. Pin Input Level Detection Operation The state after filtering can be monitored in POEGGn.ST.

Figure 19.4 shows the output timing of an external trigger to the GPT.



Figure 19.4 Output timing of external trigger to the GPT

19.6 Usage Notes

19.6.1 Transition to Software Standby Mode

When using the POEG, do not invoke Software Standby mode. In this mode, the POEG stops and therefore output disable of the pins cannot be controlled.

19.6.2 Specifying Pins Associated with the GPT

The POEG controls output-disable only when a pin is associated with the GPT in the PmnPFS.PMR and PmnPFS.PSEL settings. When the pin is specified as a general I/O pin, the POEG does not perform output-disable control.



20. General PWM Timer (GPT)

20.1 Overview

The General PWM Timer (GPT) is a 32-bit timer with GPT 32×4 channels and a 16-bit timer with GPT 16×6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.

Table 20.1 lists the GPT specifications, Table 20.2 shows the GPT functions, and Figure 20.1 shows a block diagram.

Table 20.1GPT specifications

Item	Description
Functions	 32 bits × 4 channels (GPT32n (n = 0 to 3)) 16 bits × 6 channels (GPT16m (m = 4 to 9)) Up-counting or down-counting (saw waves) or up/down-counting (triangle waves) for each counter Clock sources independently selectable for each channel Two input/output pins per channel Two output compare/input capture registers per channel For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms Registers for setting up frame cycles in each channel with capability for generating interrupts at overflow or underflow Generation of dead times in PWM operation Synchronous starting, stopping and clearing counters for arbitrary channels Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 4 ELC events Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 2 external triggers Output this displate function by detected opert circuits between output capture operation in response to a maximum of 2 external triggers
	 Output pin disable function by detected short-circuits between output pins PWM waveform for controlling brushless DC motors can be generated Compare match A to D event, overflow/underflow event, and input UVW edge event can be output to
	 Enables the noise filter for input capture and input UVW Bus clock: PCLKB, Core clock: PCLKD

Table 20.2 GPT functions (1 of 2)

Parameter	Description
Count clock	PCLKD PCLKD/4 PCLKD/16 PCLKD/64 PCLKD/256 PCLKD/1024
Output compare/input capture registers (GTCCR)	GTCCRA GTCCRB
Compare/buffer registers	GTCCRC GTCCRD GTCCRE GTCCRF
Cycle setting register	GTPR
Cycle setting buffer register	GTPBR
I/O pins	GTIOCnA GTIOCnB (n = 0 to 9)
External trigger input pin ^{*1}	GTETRGA GTETRGB



Table 20.2GPT functions (2 of 2)

Parameter		Description				
Counter clear sources		GTPR register compare match Input capture Input pin status ELC event input GTETRGn (n = A, B) pin input				
Compare match output	Low output	Available				
	High output	Available				
	Toggle output	Available				
Input capture function		Available				
Automatic addition of dead tin	ne	Available (no dead time buffer)				
PWM mode		Available				
Phase count function		Available				
Buffer operation		Double buffer				
One-shot operation		Available				
DTC activation		All the interrupt sources				
Brushless DC motor control fu	unction	Available				
Interrupt sources		 6 sources (n = 0 to 9) GTCCRA compare match/input capture(GPTn_CCMPA) GTCCRB compare match/input capture(GPTn_CCMPB) GTCCRC compare match(GPTn_CMPC) GTCCRD compare match(GPTn_CMPD) GTCNT overflow (GTPR compare match) (GPTn_OVF) GTCNT underflow (GPTn_UDF) 				
Event linking (ELC) function		Available*2				
Noise filtering function		Available				

Note 1. GTETRGn connects to GPT through the POEG module. Therefore, to use the GPT function, supply the POEG clock by clearing the MSTPCRD.MSTPD14 bit.

Note 2. See section 20.5. Operations Linked by ELC.



RA2L1 User's Manual



Figure 20.1 GPT block diagram

Figure 20.2 shows an example using multiple GPTs.



Figure 20.2 Association between GPT channels and module names

Table 20.3 lists the I/O pins.

Table 20.3	GPT I/O pins (1 of 2)
------------	-----------------------

Channel	Pin name	I/O	Function
Common	GTETRGx	Input	External trigger input pin x (input through the POEG)
GPT32n	GTIOCnA	I/O	GTCCRA register input capture input/output compare output/PWM output pin
	GTIOCnB	I/O	GTCCRB register input capture input/output compare output/PWM output pin
GPT16m	GTIOCmA	I/O	GTCCRA register input capture input/output compare output/PWM output pin
	GTIOCmB	I/O	GTCCRB register input capture input/output compare output/PWM output pin



Table 20.3GPT I/O pins (2 of 2)

Channel	Pin name	I/O	Function
GPT_OPS	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U-phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U-phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V-phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V-phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W-phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W-phase)

Note: x: A, B

n: 0 to 3

m: 4 to 9

20.2 Register Descriptions

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3)

20.2.1 GTWP : General PWM Timer Write-Protection Register

	GPT16r	$\text{GPT16m} = 0x4007_{8000} + 0x0100 \times \text{m} \text{ (m} = 4 \text{ to } 9)$														
Offset address:	0x00															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	PRKEY[7:0]							_	_	_	_	_	_	_	WP	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	WP	Register Write Disable 0: Write to the register enabled	R/W
		1: Write to the register disabled	
7:1	—	These bits are read as 0. The write value should be 0.	R/W
15:8	PRKEY[7:0]	GTWP Key Code When 0xA5 is written to these bits, writing to the WP bit is permitted. These bits are read as 0.	W
31:16	—	These bits are read as 0. The write value should be 0.	R/W

GTWP enables or disables writing to registers to prevent accidental modification. Protection by the GTWP register is only for the writes by the CPU. GTWP does not protect registers from updates that occur in association with CPU writes.

WP bit (Register Write Disable)

The following is a list of write enabled or disabled registers:

GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTDTCR, GTDVU.

PRKEY[7:0] bit (GTWP Key Code)

This bit controls whether the WP bit can be overwritten.



0 0 0 0 0 0 0 0 0 0

0

20.2.2 GTSTR : General PWM Timer Software Start Register

Base address:	GP GP	T32r T16r	n = 0 n = (x400)x40)7_8 07_8	000	+ 0x(+ 0x	0100 0100)×n)×n	(n = n (m	0 to = 4 t	3) to 9)										
Offset address:	0x0	4																				
Bit position:	31																					
Bit field:														C	STR	T31 1	to CS	STRT	0			
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
31:0	CSTRT0 to	Channel n GTCNT Count Start (n is the same as the bit position value)	R/W
	CSTRT31 ^{*1}	0: GTCNT counter is not started	
		1: GTCNT counter is started	

Note 1. The bits that can be used vary depending on the product. The n in CSTRTn is the same as the GPT channel number. For this product, n is 0 to 9.

The GTSTR starts the GTCNT counter operation for each channel n, where n = 0 to 9.

The GTSTR bit number represents the channel number. The GTSTR register of each channel is shared by all of the channels. The GTCNT counter starts for the channel associated with the GTSTR bit number where 1 is written. Writing 0 has no effect on the status of GTCNT counter and the value of GTSTR register.

For the association between module names and channel numbers, see Figure 20.2.

CSTRTn bits (Channel n GTCNT Count Start (n = 0 to 9))

The CSTRTn bits start channel n of the GTCNT counter operation. Writing to the GTSTR.CSTRTn bit (n = 0 to 9) has no effect unless the GTSSR.CSTRT bit is set to 1.

The read data shows the counter status of each channel (GTCR.CST bit). A value of 0 means the counter is stopped and 1 means the counter is running.

20.2.3 GTSTP : General PWM Timer Software Stop Register

```
Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3)
GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)
Offset address: 0x08
```

Bit position: 31 0 Bit field: CSTOP31 to CSTOP0 Value after reset: 1

Bit	Symbol	Function	R/W
31:0	CSTOP0 to CSTOP31 ^{*1}	Channel n GTCNT Count Stop (n is the same as the bit position value) 0: GTCNT counter is not stopped 1: GTCNT counter stopped	R/W

Note 1. The bits that can be used vary depending on the product. The n in CSTOPn is the same as the GPT channel number. For this product, n is 0 to 9.

The GTSTP stops the GTCNT counter operation for each channel n, where n = 0 to 9.

The GTSTP bit number represents the channel number. The GTSTP register of each channel is shared by all the channels. The GTCNT counter stops for the channel associated with the GTSTP bit number where 1 is written. Writing 0 has no effect on the status of the GTCNT counter and the value of GTSTP register.

For the association between module names and channel numbers, see Figure 20.2.



CSTOPn bits (Channel n GTCNT Count Stop (n = 0 to 9))

The CSTOPn bits stop channel n of the GTCNT counter operation. Writing to the GTSTP.CSTOPn bit (n = 0 to 9) has no effect unless the GTPSR.CSTOP bit is set to 1. The read data shows the counter status of each channel (invert of GTCR.CST bit). A value of 0 means the counter is running and 1 means the counter is stopped.

20.2.4 GTCLR : General PWM Timer Software Clear Register

Base address:	GP GP	'T32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) 'T16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)																														
Offset address:	0x0	С																														
Bit position:	31																															0
Bit field:															CCL	.R31	to CO	CLRO)													
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
31:0	CCLR0 to CCLR31 ^{*1}	Channel n GTCNT Count Clear (n : the same as bit position value)	W
		0: GTCNT counter is not cleared 1: GTCNT counter is cleared	

Note 1. The bits that can be used vary depending on the product. The n of CCLRn is the same as the GPT channel number. For this product, n is 0 to 9.

The GTCLR is a write-only register that clears the GTCNT counter operation for each channel n, where n = 0 to 9.

The GTCLR bit number represents the channel number. The GTCLR register of each channel is shared by all the channels. The GTCNT counter is cleared for the channel associated with the GTCLR bit number where 1 is written. Writing 0 has no effect on the status of GTCNT counter.

For the association between module names and channel numbers, see Figure 20.2.

CCLRn bits (Channel n GTCNT Count Clear (n = 0 to 9))

When the counting direction flag is set for decrement (GTST.TUCF flag = 0) with saw-wave mode selected in the GTCR.MD[2:0] bits, the value of the GTCNT counter becomes that of the corresponding GTPR register in response to writing 1 to the CCLRn bit. The value of the counter becomes $0x0000\ 0000$ with other settings. These bits are read as 0.

20.2.5 GTSSR : General PWM Timer Start Source Select Register



Bit	Symbol	Function	R/W
0	SSGTRGAR	GTETRGA Pin Rising Input Source Counter Start Enable	R/W
		0: Counter start disabled on the rising edge of GTETRGA input	
		 Counter start enabled on the rising edge of GTETRGA input 	



Bit	Symbol	Function	R/W
1	SSGTRGAF	GTETRGA Pin Falling Input Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTETRGA input1: Counter start enabled on the falling edge of GTETRGA input	
2	SSGTRGBR	GTETRGB Pin Rising Input Source Counter Start Enable	R/W
		 Counter start disabled on the rising edge of GTETRGB input Counter start enabled on the rising edge of GTETRGB input 	
3	SSGTRGBF	GTETRGB Pin Falling Input Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTETRGB input1: Counter start enabled on the falling edge of GTETRGB input	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
8	SSCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable	R/W
		 0: Counter start disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 1: Counter start enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 	
9	SSCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable	R/W
		0: Counter start disabled on the rising edge of GTIOCnA input when GTIOCnB input	
		1: Counter start enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	
10	SSCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTIOCnA input when GTIOCnB input	
		 Counter start enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 	
11	SSCAFBH	GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTIOCnA input when GTIOCnB input	
		1: Counter start enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1	
12	SSCBRAL	GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable	R/W
		0: Counter start disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0	
		is 0	
13	SSCBRAH	GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable	R/W
		0: Counter start disabled on the rising edge of GTIOCnB input when GTIOCnA input	
		 1: Counter start enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	
14	SSCBFAL	GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTIOCnB input when GTIOCnA input	
		 1: Counter start enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	
15	SSCBFAH	GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable	R/W
		0: Counter start disabled on the falling edge of GTIOCnB input when GTIOCnA input	
		is 11: Counter start enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1	
16	SSELCA	ELC_GPTA Event Source Counter Start Enable	R/W
		0: Counter start disabled at the ELC_GPTA input 1: Counter start enabled at the ELC_GPTA input	
17	SSELCB	ELC_GPTB Event Source Counter Start Enable	R/W
		0: Counter start disabled at the ELC_GPTB input 1: Counter start enabled at the ELC_GPTB input	



Bit	Symbol	Function	R/W
18	SSELCC	ELC_GPTC Event Source Counter Start Enable	R/W
		 Counter start disabled at the ELC_GPTC input Counter start enabled at the ELC_GPTC input 	
19	SSELCD	ELC_GPTD Event Source Counter Start Enable	R/W
		 Counter start disabled at the ELC_GPTD input Counter start enabled at the ELC_GPTD input 	
30:20	—	These bits are read as 0. The write value should be 0.	R/W
31	CSTRT	Software Source Counter Start Enable	R/W
		0: Counter start disabled by the GTSTR register1: Counter start enabled by the GTSTR register	

The GTSSR sets the source to start the GTCNT counter.

Input from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

SSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Start Enable)

The SSGTRGAR bit enables or disables the GTCNT counter start on the rising edge of the GTETRGA pin input.

SSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Start Enable)

The SSGTRGAF bit enables or disables the GTCNT counter start on the falling edge of the GTETRGA pin input.

SSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Start Enable)

The SSGTRGBR bit enables or disables the GTCNT counter start on the rising edge of the GTETRGB pin input.

SSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Start Enable)

The SSGTRGBF bit enables or disables the GTCNT counter start on the falling edge of the GTETRGB pin input.

SSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable)

The SSCARBL bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

SSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable)

The SSCARBH bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

SSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable)

The SSCAFBL bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

SSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable)

The SSCAFBH bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

SSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable)

The SSCBRAL bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

SSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable)

The SSCBRAH bit enables or disables the GTCNT counter start on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

SSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable)

The SSCBFAL bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.



SSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable)

The SSCBFAH bit enables or disables the GTCNT counter start on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

SSELCm bit (ELC_GPTm Event Source Counter Start Enable) (m = A to D)

The SSELCm bit enables or disables the GTCNT counter start at the ELC_GPTm event input.

CSTRT bit (Software Source Counter Start Enable)

The CSTRT bit enables or disables the GTCNT counter start by GTSTR register.

20.2.6 GTPSR : General PWM Timer Stop Source Select Register

Offset address: 0x14

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	CSTO P	_	_	_	_	_	_	—	_	_	_	—	PSEL CD	PSEL CC	PSEL CB	PSEL CA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	PSCB FAH	PSCB FAL	PSCB RAH	PSCB RAL	PSCA FBH	PSCA FBL	PSCA RBH	PSCA RBL	-	_	_	—	PSGT RGBF	PSGT RGBR	PSGT RGAF	PSGT RGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	PSGTRGAR	GTETRGA Pin Rising Input Source Counter Stop Enable	R/W
		 Counter stop disabled on the rising edge of GTETRGA input Counter stop enabled on the rising edge of GTETRGA input 	
1	PSGTRGAF	GTETRGA Pin Falling Input Source Counter Stop Enable	R/W
		 Counter stop disabled on the falling edge of GTETRGA input Counter stop enabled on the falling edge of GTETRGA input 	
2	PSGTRGBR	GTETRGB Pin Rising Input Source Counter Stop Enable	R/W
		 Counter stop disabled on the rising edge of GTETRGB input Counter stop enabled on the rising edge of GTETRGB input 	
3	PSGTRGBF	GTETRGB Pin Falling Input Source Counter Stop Enable	R/W
		 Counter stop disabled on the falling edge of GTETRGB input Counter stop enabled on the falling edge of GTETRGB input 	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
8	PSCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable	R/W
		0: Counter stop disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
		1: Counter stop enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
9	PSCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable	R/W
		0: Counter stop disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	
		1: Counter stop enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	
10	PSCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable	R/W
		0: Counter stop disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
		1: Counter stop enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	



Bit	Symbol	Function	R/W
11	PSCAFBH	 GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable 0: Counter stop disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 1: Counter stop enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 	R/W
12	PSCBRAL	 GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable 0: Counter stop disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 1: Counter stop enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 	R/W
13	PSCBRAH	 GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable 0: Counter stop disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 1: Counter stop enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	R/W
14	PSCBFAL	 GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable 0: Counter stop disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 1: Counter stop enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	R/W
15	PSCBFAH	 GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable 0: Counter stop disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 1: Counter stop enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 	R/W
16	PSELCA	ELC_GPTA Event Source Counter Stop Enable 0: Counter stop disabled at the ELC_GPTA input 1: Counter stop enabled at the ELC GPTA input	R/W
17	PSELCB	ELC_GPTB Event Source Counter Stop Enable 0: Counter stop disabled at the ELC_GPTB input 1: Counter stop enabled at the ELC GPTB input	R/W
18	PSELCC	ELC_GPTC Event Source Counter Stop Enable 0: Counter stop disabled at the ELC_GPTC input 1: Counter stop enabled at the ELC_GPTC input	R/W
19	PSELCD	ELC_GPTD Event Source Counter Stop Enable 0: Counter stop disabled at the ELC_GPTD input 1: Counter stop enabled at the ELC_GPTD input	R/W
30:20	_	These bits are read as 0. The write value should be 0.	R/W
31	CSTOP	Software Source Counter Stop Enable 0: Counter stop disabled by the GTSTP register 1: Counter stop enabled by the GTSTP register	R/W

The GTPSR sets the source to stop the GTCNT counter.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

PSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Stop Enable)

The PSGTRGAR bit enables or disables the GTCNT counter stop on the rising edge of the GTETRGA pin input.

PSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Stop Enable)

The PSGTRGAF bit enables or disables the GTCNT counter stop on the falling edge of the GTETRGA pin input.

PSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Stop Enable)

PSGTRGBR bit enables or disables the GTCNT counter stop on the rising edge of the GTETRGB pin input.

PSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Stop Enable)

The PSGTRGBF bit enables or disables the GTCNT counter stop on the falling edge of the GTETRGB pin input.



PSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable)

The PSCARBL bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

PSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable)

The PSCARBH bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

PSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable)

The PSCAFBL bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

PSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable)

The PSCAFBH bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

PSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable)

The PSCBRAL bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

PSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable)

The PSCBRAH bit enables or disables the GTCNT counter stop on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

PSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable)

The PSCBFAL bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

PSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable)

The PSCBFAH bit enables or disables the GTCNT counter stop on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

PSELCm bit (ELCm Event Source Counter Stop Enable) (m = A to D)

The PSELCm bit enables or disables the GTCNT counter stop at the ELC_GPTm event input.

CSTOP bit (Software Source Counter Stop Enable)

The CSTOP bit enables or disables the GTCNT counter stop by the GTSTP register.

20.2.7 GTCSR : General PWM Timer Clear Source Select Register

Base address:	GPT32r GPT16r	GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)														
Offset address:	0x18															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	CCLR	_	_	-	_	—	_		_	_		—	CSEL CD	CSEL CC	CSEL CB	CSEL CA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CSCB FAH	CSCB FAL	CSCB RAH	CSCB RAL	CSCA FBH	CSCA FBL	CSCA RBH	CSCA RBL	_	_	_	_	CSGT RGBF	CSGT RGBR	CSGT RGAF	CSGT RGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Symbol	Function	R/W
0	CSGTRGAR	GTETRGA Pin Rising Input Source Counter Clear Enable	R/W
		 Counter clear disabled on the rising edge of GTETRGA input Counter clear enabled on the rising edge of GTETRGA input 	
1	CSGTRGAF	GTETRGA Pin Falling Input Source Counter Clear Enable	R/W
		 Counter clear disabled on the falling edge of GTETRGA input Counter clear enabled on the falling edge of GTETRGA input 	
2	CSGTRGBR	GTETRGB Pin Rising Input Source Counter Clear Enable	R/W
		0: Disable counter clear on the rising edge of GTETRGB input1: Enable counter clear on the rising edge of GTETRGB input	
3	CSGTRGBF	GTETRGB Pin Falling Input Source Counter Clear Enable	R/W
		0: Counter clear disabled on the falling edge of GTETRGB input 1: Counter clear enabled on the falling edge of GTETRGB input	
7:4	_	These bits are read as 0. The write value should be 0.	R/W
8	CSCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable	R/W
		 0: Counter clear disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 1: Counter clear enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 	
9	CSCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable	R/W
		 0: Counter clear disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 1: Counter clear enabled on the rising edge of GTIOCnA input when GTIOCnB input 	
		is 1	
10	CSCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable	R/W
		0: Counter clear disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
		 Counter clear enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 	
11	CSCAFBH	GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable	R/W
		0: Counter clear disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1	
		is 1	
12	CSCBRAL	GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable	R/W
		0: Counter clear disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0	
		1: Counter clear enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0	
13	CSCBRAH	GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable	R/W
		0: Counter clear disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1	
		 Counter clear enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	
14	CSCBFAL	GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable	R/W
		0: Counter clear disabled on the falling edge of GTIOCnB input when GTIOCnA input	
		 Counter clear enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	
15	CSCBFAH	GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable	R/W
		0: Counter clear disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1	
		 Counter clear enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 	
16	CSELCA	ELC_GPTA Event Source Counter Clear Enable	R/W
		0: Counter clear disabled at the ELC_GPTA input1: Counter clear enabled at the ELC_GPTA input	



Bit	Symbol	Function	R/W
17	CSELCB	ELC_GPTB Event Source Counter Clear Enable	R/W
		0: Counter clear disabled at the ELC_GPTB input1: Counter clear enabled at the ELC_GPTB input	
18	CSELCC	ELC_GPTC Event Source Counter Clear Enable	R/W
		 Counter clear disabled at the ELC_GPTC input Counter clear enabled at the ELC_GPTC input 	
19	CSELCD	ELC_GPTD Event Source Counter Clear Enable	R/W
		 Counter clear disabled at the ELC_GPTD input Counter clear enabled at the ELC_GPTD input 	
30:20	—	These bits are read as 0. The write value should be 0.	R/W
31	CCLR	Software Source Counter Clear Enable	R/W
		 Counter clear disabled by the GTCLR register Counter clear enabled by the GTCLR register 	

The GTCSR sets the source to clear the GTCNT counter.

Counter clearing can be executed whether the counter is running (GTCR.CST=1) or stopped (GTCR.CST=0).

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

CSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Clear Enable)

The CSGTRGAR bit enables or disables the GTCNT counter clear on the rising edge of the GTETRGA pin input.

CSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Clear Enable)

The CSGTRGAF bit enables or disables the GTCNT counter clear on the falling edge of the GTETRGA pin input.

CSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Clear Enable)

The CSGTRGBR bit enables or disables the GTCNT counter clear on the rising edge of the GTETRGB pin input.

CSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Clear Enable)

The CSGTRGBF bit enables or disables the GTCNT counter clear on the falling edge of the GTETRGB pin input.

CSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable)

The CSCARBL bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

CSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable)

The CSCARBH bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

CSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable)

The CSCAFBL bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

CSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable)

The CSCAFBH bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

CSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable)

The CSCBRAL bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

CSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable)

The CSCBRAH bit enables or disables the GTCNT counter clear on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.



CSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable)

The CSCBFAL bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

CSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable)

The CSCBFAH bit enables or disables the GTCNT counter clear on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

CSELCm bit (ELCm Event Source Counter Clear Enable) (m = A to D)

The CSELCm bit enables or disables the GTCNT counter clear at the ELC_GPTm event input.

CCLR bit (Software Source Counter Clear Enable)

The CCLR bit enables or disables the GTCNT counter clear by the GTCLR register.

20.2.8 GTUPSR : General PWM Timer Up Count Source Select Register

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address: 0x1C

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	—	_	_	_	—	USEL CD	USEL CC	USEL CB	USEL CA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	USCB FAH	USCB FAL	USCB RAH	USCB RAL	USCA FBH	USCA FBL	USCA RBH	USCA RBL	_	_	_	—	USGT RGBF	USGT RGBR	USGT RGAF	USGT RGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	USGTRGAR	GTETRGA Pin Rising Input Source Counter Count Up Enable	R/W
		 Counter count up disabled on the rising edge of GTETRGA input Counter count up enabled on the rising edge of GTETRGA input 	
1	USGTRGAF	GTETRGA Pin Falling Input Source Counter Count Up Enable	R/W
		 Counter count up disabled on the falling edge of GTETRGA input Counter count up enabled on the falling edge of GTETRGA input 	
2	USGTRGBR	GTETRGB Pin Rising Input Source Counter Count Up Enable	R/W
		 Counter count up disabled on the rising edge of GTETRGB input Counter count up enabled on the rising edge of GTETRGB input 	
3	USGTRGBF	GTETRGB Pin Falling Input Source Counter Count Up Enable	R/W
		 Counter count up disabled on the falling edge of GTETRGB input Counter count up enabled on the falling edge of GTETRGB input 	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
8	USCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable	R/W
		 Counter count up disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 	
		1: Counter count up enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
9	USCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable	R/W
		0: Counter count up disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	
		1: Counter count up enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	



Bit	Symbol	Function	R/W
10	USCAFBL	 GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable 0: Counter count up disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 1: Counter count up enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 	R/W
11	USCAFBH	 GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable 0: Counter count up disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 1: Counter count up enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 	R/W
12	USCBRAL	 GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable 0: Counter count up disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 1: Counter count up enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 	R/W
13	USCBRAH	 GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable 0: Counter count up disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 1: Counter count up enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	R/W
14	USCBFAL	 GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable 0: Counter count up disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 1: Counter count up enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	R/W
15	USCBFAH	 GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable 0: Counter count up disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 1: Counter count up enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 	R/W
16	USELCA	ELC_GPTA Event Source Counter Count Up Enable 0: Counter count up disabled at the ELC_GPTA input 1: Counter count up enabled at the ELC_GPTA input	R/W
17	USELCB	ELC_GPTB Event Source Counter Count Up Enable 0: Counter count up disabled at the ELC_GPTB input 1: Counter count up enabled at the ELC_GPTB input	R/W
18	USELCC	ELC_GPTC Event Source Counter Count Up Enable 0: Counter count up disabled at the ELC_GPTC input 1: Counter count up enabled at the ELC_GPTC input	R/W
19	USELCD	ELC_GPTD Event Source Counter Count Up Enable 0: Counter count up disabled at the ELC_GPTD input 1: Counter count up enabled at the ELC_GPTD input	R/W
31:20	-	These bits are read as 0. The write value should be 0.	R/W

The GTUPSR sets the source to count up the GTCNT counter.

When at least one bit in the GTUPSR register is set to 1, the GTCNT counter is counted up by the source that is set to 1 in this register. In this case, GTCR.TPCS has no effect.

Number of increment in counting is one even when multiple sources are generated simultaneously.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

USGTRGAR bit (GTETRGA Pin Rising Input Source Counter Count Up Enable)

The USGTRGAR bit enables or disables the GTCNT counter count up on the rising edge of the GTETRGA pin input.

USGTRGAF bit (GTETRGA Pin Falling Input Source Counter Count Up Enable)

The USGTRGAF bit enables or disables the GTCNT counter count up on the falling edge of the GTETRGA pin input.



USGTRGBR bit (GTETRGB Pin Rising Input Source Counter Count Up Enable)

The USGTRGBR bit enables or disables the GTCNT counter count up on the rising edge of the GTETRGB pin input.

USGTRGBF bit (GTETRGB Pin Falling Input Source Counter Count Up Enable)

The USGTRGBF bit enables or disables the GTCNT counter count up on the falling edge of the GTETRGB pin input.

USCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable)

The USCARBL bit enables or disables GTCNT counter count up on the rising edge of GTIOCnA pin input, when GTIOCnB input is 0.

USCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable)

The USCARBH bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

USCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable)

The USCAFBL bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

USCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable)

The USCAFBH bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

USCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable)

The USCBRAL bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

USCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable)

The USCBRAH bit enables or disables the GTCNT counter count up on the rising edge of the GTIOCnB pin input, when the GTIOCnA input is 1.

USCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable)

The USCBFAL bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnB pin input, when the GTIOCnA input is 0.

USCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable)

The USCBFAH bit enables or disables the GTCNT counter count up on the falling edge of the GTIOCnB pin input, when the GTIOCnA input is 1.

USELCm bit (ELC_GPTm Event Source Counter Count Up Enable) (m = A to D)

The USELCm bit enables or disables the GTCNT counter count up at the ELC_GPTm event input.

20.2.9 GTDNSR : General PWM Timer Down Count Source Select Register

Base address:	GPT32r GPT16r	GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)														
Offset address:	0x20	0x20														
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_		_	_		_	_	DSEL CD	DSEL CC	DSEL CB	DSEL CA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	DSCB FAH	DSCB FAL	DSCB RAH	DSCB RAL	DSCA FBH	DSCA FBL	DSCA RBH	DSCA RBL	Ι	_	_	—	DSGT RGBF	DSGT RGBR	DSGT RGAF	DSGT RGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Symbol	Function	R/W
0	DSGTRGAR	GTETRGA Pin Rising Input Source Counter Count Down Enable	R/W
		 Counter count down disabled on the rising edge of GTETRGA input Counter count down enabled on the rising edge of GTETRGA input 	
1	DSGTRGAF	GTETRGA Pin Falling Input Source Counter Count Down Enable	R/W
		 Counter count down disabled on the falling edge of GTETRGA input Counter count down enabled on the falling edge of GTETRGA input 	
2	DSGTRGBR	GTETRGB Pin Rising Input Source Counter Count Down Enable	R/W
		 Counter count down disabled on the rising edge of GTETRGB input Counter count down enabled on the rising edge of GTETRGB input 	
3	DSGTRGBF	GTETRGB Pin Falling Input Source Counter Count Down Enable	R/W
		 Counter count down disabled on the falling edge of GTETRGB input Counter count down enabled on the falling edge of GTETRGB input 	
7:4	-	These bits are read as 0. The write value should be 0.	R/W
8	DSCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable	R/W
		0: Counter count down disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
		GTIOCnB input is 0	
9	DSCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable	R/W
		 Counter count down disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 	
		1: Counter count down enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1	
10	DSCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable	R/W
		0: Counter count down disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
		1: Counter count down enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
11	DSCAFBH	GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable	R/W
		0: Counter count down disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1	
		1: Counter count down enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1	
12	DSCBRAL	GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable	R/W
		 Counter count down disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 	
		1: Counter count down enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0	
13	DSCBRAH	GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable	R/W
		 Counter count down disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	
		 Counter count down enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	
14	DSCBFAL	GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable	R/W
		0: Counter count down disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0	
		 Counter count down enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	



Bit	Symbol	Function	R/W
15	DSCBFAH	GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable	R/W
		 Counter count down disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 	
		 Counter count down enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1 	
16	DSELCA	ELC_GPTA Event Source Counter Count Down Enable	R/W
		0: Counter count down disabled at the ELC_GPTA input1: Counter count down enabled at the ELC_GPTA input	
17	DSELCB	ELC_GPTB Event Source Counter Count Down Enable	R/W
		0: Counter count down disabled at the ELC_GPTB input1: Counter count down enabled at the ELC_GPTB input	
18	DSELCC	ELC_GPTC Event Source Counter Count Down Enable	R/W
		0: Counter count down disabled at the ELC_GPTC input1: Counter count down enabled at the ELC_GPTC input	
19	DSELCD	ELC_GPTD Event Source Counter Count Down Enable	R/W
		 Counter count down disabled at the ELC_GPTD input Counter count down enabled at the ELC_GPTD input 	
31:20	_	These bits are read as 0. The write value should be 0.	R/W

The GTDNSR sets the source to count down the GTCNT counter.

When at least one bit in the GTDNSR register is set to 1, the GTCNT counter is counted down by the source that is set to 1 in this register. In this case, GTCR.TPCS has no effect.

Number of decrement in counting is one even when multiple sources are generated simultaneously.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

DSGTRGAR bit (GTETRGA Pin Rising Input Source Counter Count Down Enable)

The DSGTRGAR bit enables or disables the GTCNT counter count down on the rising edge of the GTETRGA pin input.

DSGTRGAF bit (GTETRGA Pin Falling Input Source Counter Count Down Enable)

The DSGTRGAF bit enables or disables the GTCNT counter count down on the falling edge of the GTETRGA pin input.

DSGTRGBR bit (GTETRGB Pin Rising Input Source Counter Count Down Enable)

The DSGTRGBR bit enables or disables the GTCNT counter count down on the rising edge of the GTETRGB pin input.

DSGTRGBF bit (GTETRGB Pin Falling Input Source Counter Count Down Enable)

The DSGTRGBF bit enables or disables the GTCNT counter count down on the falling edge of the GTETRGB pin input.

DSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable)

The DSCARBL bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnA pin input, when the GTIOCnB input is 0.

DSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable)

The DSCARBH bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

DSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable)

The DSCAFBL bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.



DSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable)

The DSCAFBH bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

DSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable)

The DSCBRAL bit enables or disables the GTCNT counter count down on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

DSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable)

The DSCBRAH bit enables or disables the GTCNT counter count down on the rising edge of GTIOCnB pin input, when GTIOCnA input is 1.

DSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable)

The DSCBFAL bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

DSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable)

The DSCBFAH bit enables or disables the GTCNT counter count down on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

DSELCm bit (ELC_GPTm Event Source Counter Count Down Enable) (m = A to D)

The DSELCm bit enables or disables the GTCNT counter count down at the ELC_GPTm event input.

20.2.10 GTICASR : General PWM Timer Input Capture Source Select Register A

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9) Offset address: 0x24 28 Bit position: 31 30 29 27 26 25 24 23 22 21 20 19 18 17 16 ASEI ASEL ASEI ASEL Bit field: CD CC CB CA Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ASCB ASCB ASCB ASCB ASCA ASCA ASCA ASCA ASGT ASGT ASGT ASGT Bit field: FAH FAL RAH RAL FBH FBI RBH RBI RGBF RGBR RGAF RGAR Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	ASGTRGAR	GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable	R/W
		 0: GTCCRA input capture disabled on the rising edge of GTETRGA input 1: GTCCRA input capture enabled on the rising edge of GTETRGA input 	
1	ASGTRGAF	GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable	R/W
		 0: GTCCRA input capture disabled on the falling edge of GTETRGA input 1: GTCCRA input capture enabled on the falling edge of GTETRGA input 	
2	ASGTRGBR	GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable	R/W
		 0: GTCCRA input capture disabled on the rising edge of GTETRGB input 1: GTCCRA input capture enabled on the rising edge of GTETRGB input 	



Bit	Symbol	Function	R/W
3	ASGTRGBF	GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled on the falling edge of GTETRGB input1: GTCCRA input capture enabled on the falling edge of GTETRGB input	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
8	ASCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable 0: GTCCRA input capture disabled on the rising edge of GTIOCnA input when	R/W
		GTIOCnB input is 0 1: GTCCRA input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
9	ASCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable	R/W
		 GTOCRA input capture disabled on the rising edge of GTIOCRA input when GTCCRA input capture enabled on the rising edge of GTIOCRA input when GTIOCRB input is 1 	
10	ASCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
		GTIOCRB input capture enabled on the failing edge of GTIOCRA input when GTIOCRB input is 0	
11	ASCAFBH	GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable	R/W
		 0: GTCCRA input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 1: GTCCRA input capture enabled on the falling edge of GTIOCnA input when 	
10		GTIOCnB input is 1	DAA
12	ASCBRAL	Enable	R/W
		 0: GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 1: GTCCRA input capture enabled on the rising edge of GTIOCnB input when 	
		GTIOCnA input is 0	
13	ASCBRAH	GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 1: GTCCRA input capture enabled on the rising edge of GTIOCnB input when	
		GTIOCnA input is 1	
14	ASCBFAL	GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0	
		GTIOCnA input capture enabled on the failing edge of GTIOCnB input when	
15	ASCBFAH	GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 1	
		1: GTCCRA input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1	
16	ASELCA	ELC_GPTA Event Source GTCCRA Input Capture Enable	R/W
		0: GTCCRA input capture disabled at the ELC_GPTA input 1: GTCCRA input capture enabled at the ELC_GPTA input	
17	ASELCB	ELC_GPTB Event Source GTCCRA Input Capture Enable	R/W
		 U: GTCCRA input capture disabled at the ELC_GPTB input 1: GTCCRA input capture enabled at the ELC_GPTB input 	



Bit	Symbol	Function	R/W
18	ASELCC	ELC_GPTC Event Source GTCCRA Input Capture Enable 0: GTCCRA input capture disabled at the ELC_GPTC input 1: GTCCRA input capture enabled at the ELC_GPTC input	R/W
19	ASELCD	ELC_GPTD Event Source GTCCRA Input Capture Enable 0: GTCCRA input capture disabled at the ELC_GPTD input 1: GTCCRA input capture enabled at the ELC_GPTD input	R/W
31:20	—	These bits are read as 0. The write value should be 0.	R/W

The GTICASR sets the source of input capture for GTCCRA.

When at least one bit among bits in the GTICASR register is set to 1, input capture operation making the GTCCRA register as an input capture register is performed.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

ASGTRGAR bit (GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable)

The ASGTRGAR bit enables or disables the input capture for GTCCRA on the rising edge of the GTETRGA pin input.

ASGTRGAF bit (GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable)

The ASGTRGAF bit enables or disables the input capture for GTCCRA on the falling edge of the GTETRGA pin input.

ASGTRGBR bit (GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable)

The ASGTRGBR bit enables or disables the input capture for GTCCRA on the rising edge of the GTETRGB pin input.

ASGTRGBF bit (GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable)

The ASGTRGBF bit enables or disables the input capture for GTCCRA on the falling edge of the GTETRGB pin input.

ASCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable)

The ASCARBL bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 0.

ASCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable)

The ASCARBH bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

ASCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable)

The ASCAFBL bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

ASCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable)

The ASCAFBH bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnA pin input, when the GTIOCnB input is 1.

ASCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable)

The ASCBRAL bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnB pin input, when the GTIOCnA input is 0.

ASCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable)

The ASCBRAH bit enables or disables the input capture for GTCCRA on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.



ASCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable)

The ASCBFAL bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

ASCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable)

The ASCBFAH bit enables or disables the input capture for GTCCRA on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

ASELCm bit (ELC_GPTm Event Source Counter GTCCRA Input Capture Enable) (m = A to D)

The ASELCm bit enables or disables the input capture for GTCCRA at the ELC_GPTm event input.

20.2.11 GTICBSR : General PWM Timer Input Capture Source Select Register B

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address: 0x28

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	—	_	_	_	_	BSEL CD	BSEL CC	BSEL CB	BSEL CA
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	BSCB FAH	BSCB FAL	BSCB RAH	BSCB RAL	BSCA FBH	BSCA FBL	BSCA RBH	BSCA RBL	_	-	_	_	BSGT RGBF	BSGT RGBR	BSGT RGAF	BSGT RGAR
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	BSGTRGAR	GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled on the rising edge of GTETRGA input1: GTCCRB input capture enabled on the rising edge of GTETRGA input	
1	BSGTRGAF	GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable	R/W
		 0: GTCCRB input capture disabled on the falling edge of GTETRGA input 1: GTCCRB input capture enabled on the falling edge of GTETRGA input 	
2	BSGTRGBR	GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable	R/W
		 0: GTCCRB input capture disabled on the rising edge of GTETRGB input 1: GTCCRB input capture enabled on the rising edge of GTETRGB input 	
3	BSGTRGBF	GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable	R/W
		 0: GTCCRB input capture disabled on the falling edge of GTETRGB input 1: GTCCRB input capture enabled on the falling edge of GTETRGB input 	
7:4	—	These bits are read as 0. The write value should be 0.	R/W
8	BSCARBL	GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 0 	
		1: GTCCRB input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 0	
9	BSCARBH	GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 	
		 GTCCRB input capture enabled on the rising edge of GTIOCnA input when GTIOCnB input is 1 	



Bit	Symbol	Function	R/W
10	BSCAFBL	GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 0	
		 GTCCRB input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 0 	
11	BSCAFBH	GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the falling edge of GTIOCnA input when GTIOCnB input is 1 	
		1: GTCCRB input capture enabled on the falling edge of GTIOCnA input when GTIOCnB input is 1	
12	BSCBRAL	GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 	
		 GTCCRB input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 0 	
13	BSCBRAH	GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the rising edge of GTIOCnB input when GTIOCnA input is 1 	
		1: GTCCRB input capture enabled on the rising edge of GTIOCnB input when GTIOCnA input is 1	
14	BSCBFAL	GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled on the falling edge of GTIOCnB input when GTIOCnA input is 0 	
		1: GTCCRB input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 0	
15	BSCBFAH	GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled on the falling edge of GTIOCnB input when	
		1: GTCCRB input capture enabled on the falling edge of GTIOCnB input when GTIOCnA input is 1	
16	BSELCA	ELC_GPTA Event Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled at the ELC_GPTA input 1: GTCCRB input capture enabled at the ELC_GPTA input	
17	BSELCB	ELC_GPTB Event Source GTCCRB Input Capture Enable	R/W
		 GTCCRB input capture disabled at the ELC_GPTB input GTCCRB input capture enabled at the ELC_GPTB input 	
18	BSELCC	ELC_GPTC Event Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled at the ELC_GPTC input1: GTCCRB input capture enabled at the ELC_GPTC input	
19	BSELCD	ELC_GPTD Event Source GTCCRB Input Capture Enable	R/W
		0: GTCCRB input capture disabled at the ELC_GPTD input1: GTCCRB input capture enabled at the ELC_GPTD input	
31:20	_	These bits are read as 0. The write value should be 0.	R/W

The GTICBSR sets the source of input capture for GTCCRB.

When at least one bit among bits in the GTICBSR register is set to 1, input capture operation making the GTCCRB register as an input capture register is performed.

Inputs from GTETRGn (n = A, B) pins are input to the GPT through the POEG. Set the polarity of these signals with the POEG.

BSGTRGAR bit (GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable)

The BSGTRGAR bit enables or disables the input capture for GTCCRB on the rising edge of the GTETRGA pin input.



BSGTRGAF bit (GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable)

The BSGTRGAF bit enables or disables the input capture for GTCCRB on the falling edge of the GTETRGA pin input.

BSGTRGBR bit (GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable)

The BSGTRGBR bit enables or disables the input capture for GTCCRB on the rising edge of GTETRGB pin input.

BSGTRGBF bit (GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable)

The BSGTRGBF bit enables or disables the input capture for GTCCRB on the falling edge of the GTETRGB pin input.

BSCARBL bit (GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable)

The BSCARBL bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnA pin input, when the GTIOCnB input is 0.

BSCARBH bit (GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable)

The BSCARBH bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnA pin input, when GTIOCnB input is 1.

BSCAFBL bit (GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable)

The BSCAFBL bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 0.

BSCAFBH bit (GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable)

The BSCAFBH bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnA pin input, when GTIOCnB input is 1.

BSCBRAL bit (GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable)

The BSCBRAL bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 0.

BSCBRAH bit (GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable)

The BSCBRAH bit enables or disables the input capture for GTCCRB on the rising edge of the GTIOCnB pin input, when GTIOCnA input is 1.

BSCBFAL bit (GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable)

The BSCBFAL bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 0.

BSCBFAH bit (GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable)

The BSCBFAH bit enables or disables the input capture for GTCCRB on the falling edge of the GTIOCnB pin input, when GTIOCnA input is 1.

BSELCm bit (ELC_GPTm Event Source Counter GTCCRB Input Capture Enable) (m = A to D)

The BSELCm bit enables or disables the input capture for GTCCRB at the ELC_GPTm event input.



20.2.12 GTCR : General PWM Timer Control Register

Base address:	GPT32ı GPT16ı	n = 0x400 n = 0x40	07_8000 07_8000	+ 0x010) + 0x010	0 × n (n = 10 × m (n	= 0 to 3) n = 4 to 9))									
Offset address:	0x2C															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_		TPCS[2:0]	_	_	_	_	_		MD[2:0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CST
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	CST	Count Start 0: Count operation is stopped 1: Count operation is performed	R/W
15:1	—	These bits are read as 0. The write value should be 0.	R/W
18:16	MD[2:0]	 Mode Select 0 0 0: Saw-wave PWM mode (single buffer or double buffer possible) 0 0 1: Saw-wave one-shot pulse mode (fixed buffer operation) 0 1 0: Setting prohibited 0 1 1: Setting prohibited 1 0 0: Triangle-wave PWM mode 1 (32-bit transfer at trough) (single buffer or double buffer is possible) 1 0 1: Triangle-wave PWM mode 2 (32-bit transfer at crest and trough) (single buffer or double buffer is possible) 1 1 0: Triangle-wave PWM mode 3 (64-bit transfer at trough) (fixed buffer operation) 1 1 1: Setting prohibited 	R/W
23:19	_	These bits are read as 0. The write value should be 0.	R/W
26:24	TPCS[2:0]	Timer Prescaler Select 0 0 0: PCLKD/1 0 0 1: PCLKD/4 0 1 0: PCLKD/16 0 1 1: PCLKD/64 1 0 0: PCLKD/256 1 0 1: PCLKD/1024 Others: Setting prohibited	R/W
31:27	_	These bits are read as 0. The write value should be 0.	R/W

The GTCR controls GTCNT.

CST bit (Count Start)

The CST bit controls the GTCNT counter start and stop.

[Setting conditions]

- The GTSTR value where the channel number associated with the bit number is set to 1 with the GTSSR.CSTRT bit at 1
- The ELC event input, the external trigger, or the GTIOCnA/GTIOCnB input that are enabled by GTSSR for the starting counter source, occurs (n = 0 to 9)
- 1 is written by software directly.

[Clearing conditions]

• The GTSTP value where the channel number associated with the bit number is set to 1 with the GTPSR.CSTOP bit at 1



- The ELC event input, the external trigger, or the GTIOCnA/GTIOCnB input enabled by GTPSR as the counter stop source, occurs (n = 0 to 9)
- 0 is written by software directly.

MD[2:0] bits (Mode Select)

The MD[2:0] bits select the GPT operating mode. The MD[2:0] bits must be set while the GTCNT operation is stopped.

TPCS[2:0] bits (Timer Prescaler Select)

The TPCS[2:0] bits select the clock for GTCNT. A clock prescaler can be selected independently for each channel. The TPCS[2:0] bits must be set while the GTCNT operation is stopped.

GTUDDTYC : General PWM Timer Count Direction and Duty Setting Register 20.2.13

Base address:	GPT32ı GPT16ı	n = 0x40 m = 0x40	07_8000)07_8000	+ 0x010 + 0x010	0 × n (n =)0 × m (n	= 0 to 3) n = 4 to 9)									
Offset address:	0x30															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	—	OBDT YR	OBDT YF	OBDT	Y[1:0]	_	_	_	_	OADT YR	OADT YF	OADT	Y[1:0]
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	UDF	UD
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit	Symbol	Function	R/W						
0	UD	Count Direction Setting	R/W						
		0: GTCNT counts down 1: GTCNT counts up							
1	UDF	Forcible Count Direction Setting	R/W						
		0: Not forcibly set 1: Forcibly set							
15:2	_	These bits are read as 0. The write value should be 0.	R/W						
17:16	OADTY[1:0]	GTIOCnA Output Duty Setting	R/W						
		0 0: GTIOCnA pin duty depends on the compare match							
		0 1: GTIOCnA pin duty depends on the compare match							
		1 0: GTIOCnA pin duty 0%							
19		Forcible GTIOCRA Output Duty Setting	D/M						
10	OADTH	Original Setting Original Setting	17/10						
		1: Forcibly set							
19	OADTYR	GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting	R/W						
		 0: The function selected by the GTIOA[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOA[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting. 							
23:20	—	These bits are read as 0. The write value should be 0.	R/W						
25:24	OBDTY[1:0]	GTIOCnB Output Duty Setting	R/W						
		 0 0: GTIOCnB pin duty depends on the compare match 0 1: GTIOCnB pin duty depends on the compare match 1 0: GTIOCnB pin duty 0% 1 1: GTIOCnB pin duty 100% 							
26	OBDTYF	Forcible GTIOCnB Output Duty Setting	R/W						
		0: Not forcibly set							
		1: Forcibly set							



Bit	Symbol	Function	R/W
27	OBDTYR	 GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting 0: The function selected by the GTIOB[3:2] bits is applied to the output value when the duty cycle is set after release from the 0 or 100% duty-cycle setting. 1: The function selected by the GTIOB[3:2] bits is applied to the compare match output value which is masked after release from the 0 or 100% duty-cycle setting. 	R/W
31:28	—	These bits are read as 0. The write value should be 0.	R/W

Note: n = 0 to 9

The GTUDDTYC sets the direction in which the GTCNT counts (up-counting or down-counting), and sets the duty of the GTIOCnA/GTIOCnB pin output.

The setting is invalid during the event count operation.

Count Direction:

• In saw-wave mode.

When the UD value is set to 0 during up-counting, the count direction changes at an overflow (the timing synchronous with count clock after the GTCNT value becomes the GTPR value). When the UD value is set to 1 during down-counting, the count direction changes at an underflow (the timing synchronous with count clock after the GTCNT value becomes 0).

When the UD value changes from 1 to 0 with the UDF bit being 0 and while counting stops, the counter starts upcounting and the count direction changes at an overflow (the timing synchronous with count clock after the GTCNT value becomes the GTPR value). When the UD value changes from 0 to 1 with the UDF bit being 0 and while counting stops, the counter starts down-counting and the count direction changes at an underflow (the timing synchronous with count clock after the GTCNT value becomes 0).

When the UDF bit is set to 1 while counting stops, the UD bit value is reflected in the count direction when counting starts.

• In triangle-wave mode.

When the UD value changes during counting, the count direction does not change. When the UD value changes while the UDF bit is 0 and counting stops, the change is not reflected in the count direction when counting starts. When the UDF bit is set to 1 while counting is stopped, the UD value is reflected in the count direction when counting starts.

UD bit (Count Direction Setting)

The UD bit sets the count direction (up-counting or down-counting) for GTCNT.

UDF bit (Forcible Count Direction Setting)

The UDF bit forcibly sets the count direction when GTCNT starts operation as the UD value. Only 0 should be written to this bit during counter operation. When 1 is written to this bit while counting stops, return this bit to 0 before counting starts.

Output duty

• In saw-wave mode.

When the OADTY/OBDTY value changes during up-counting, the duty is reflected at an overflow (GTCNT = GTPR). When the OADTY/OBDTY value is changed during down-counting, the duty is reflected at an underflow (GTCNT = 0).

When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 0 and while counting stops the output duty is not reflected at the starting counter operation. When the count direction is up, the output duty is reflected at an overflow (GTCNT = GTPR). When the count direction is down, the output duty is reflected at an underflow (GTCNT = 0).

When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 1 and while counting stops, the output duty is reflected at starting counter operation.

• In triangle-wave mode.

When the OADTY/OBDTY value changes during counting, the duty is reflected at an underflow. When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 0 and while counting stops, the output duty is not reflected at the starting counter operation. The output duty is reflected at an underflow. When the OADTY/OBDTY value is changed with the OADTYF/OBDTYF bit being 1 and while counting stops, the output duty is reflected at starting counter operation.



OmDTY[1:0] bits (GTIOCnm Output Duty Setting) (m = A, B)

The OmDTY[1:0] bits set the output duty (0%, 100% or compare match control) of the GTIOCnm pin.

OmDTYF bit (Forcible GTIOCnm Output Duty Setting) (m = A, B)

The OmDTYF bit forcibly sets the output duty cycle to the OmDTY setting. Set this bit to 0 during counter operation. When OmDTYF bit is set to 1 while counting stops, return this bit to 0 until the first period ends after the counter starts.

OmDTYR bit (GTIOCnm Output Value Selecting after Releasing 0%/100% Duty Setting) (m = A, B)

The OmDTYR bit selects the value that is the object of output retained or toggled at cycle end, when the control changes from 0% or 100% duty setting to compare match for the GTIOCnm pin and GTIOR.GTIOm[3:2] bits are set to 00b (output retained at cycle end) or the GTIOR.GTIOm[3:2] bits are set to 11b (output toggled at cycle end).

The GPT internally continues to perform compare match operation during duty-cycle 0% or 100% operation. When the OmDTYR bit is 1, the value after the period has elapsed due this compare match operation is target for the GTIOm[3:2] bits.

20.2.14 GTIOR : General PWM Timer I/O Control Register

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address: 0x34

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	NFCS	B[1:0]	NFBE N	_	_	OBDF	[1:0]	OBE	OBHL D	OBDF LT	_		C	GTIOB[4:0)]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	NFCS	A[1:0]	NFAE N	_	_	OADF	[1:0]	OAE	OAHL D	OADF LT	_		C	GTIOA[4:0)]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
4:0	GTIOA[4:0]	GTIOCnA Pin Function Select See Table 20.4.	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
6	OADFLT	GTIOCnA Pin Output Value Setting at the Count Stop	R/W
		0: The GTIOCnA pin outputs low when counting stops1: The GTIOCnA pin outputs high when counting stops	
7	OAHLD	GTIOCnA Pin Output Setting at the Start/Stop Count	R/W
		 0: The GTIOCnA pin output level at the start or stop of counting depends on the register setting 1: The GTIOCnA pin output level is retained at the start or stop of counting 	
8	OAE	GTIOCnA Pin Output Enable	R/W
		0: Output is disabled 1: Output is enabled	
10:9	OADF[1:0]	GTIOCnA Pin Disable Value Setting	R/W
		 0 0: None of the below options are specified 0 1: GTIOCnA pin is set to Hi-Z in response to controlling the output negation 1 0: GTIOCnA pin is set to 0 in response to controlling the output negation 1 1: GTIOCnA pin is set to 1 in response to controlling the output negation 	
12:11	<u> _</u>	These bits are read as 0. The write value should be 0.	R/W
13	NFAEN	Noise Filter A Enable	R/W
		0: The noise filter for the GTIOCnA pin is disabled1: The noise filter for the GTIOCnA pin is enabled	



Bit	Symbol	Function	R/W
15:14	NFCSA[1:0]	Noise Filter A Sampling Clock Select0 0: PCLKD/10 1: PCLKD/41 0: PCLKD/161 1: PCLKD/64	R/W
20:16	GTIOB[4:0]	GTIOCnB Pin Function Select See Table 20.4.	R/W
21	—	This bit is read as 0. The write value should be 0.	R/W
22	OBDFLT	GTIOCnB Pin Output Value Setting at the Count Stop 0: The GTIOCnB pin outputs low when counting stops 1: The GTIOCnB pin outputs high when counting stops	R/W
23	OBHLD	 GTIOCnB Pin Output Setting at the Start/Stop Count 0: The GTIOCnB pin output level at the start/stop of counting depends on the register setting 1: The GTIOCnB pin output level is retained at the start/stop of counting 	R/W
24	OBE	GTIOCnB Pin Output Enable 0: Output is disabled 1: Output is enabled	R/W
26:25	OBDF[1:0]	 GTIOCnB Pin Disable Value Setting 0 0: None of the below options are specified 0 1: GTIOCnB pin is set to Hi-Z in response to controlling the output negation 1 0: GTIOCnB pin is set to 0 in response to controlling the output negation 1 1: GTIOCnB pin is set to 1 in response to controlling the output negation 	R/W
28:27	—	These bits are read as 0. The write value should be 0.	R/W
29	NFBEN	Noise Filter B Enable 0: The noise filter for the GTIOCnB pin is disabled 1: The noise filter for the GTIOCnB pin is enabled	R/W
31:30	NFCSB[1:0]	Noise Filter B Sampling Clock Select 0 0: PCLKD/1 0 1: PCLKD/4 1 0: PCLKD/16 1 1: PCLKD/64	R/W

Note: n = 0 to 9

The GTIOR sets the functions of the GTIOCnA and GTIOCnB pins. (n = 0 to 9)

GTIOA[4:0] bits (GTIOCnA Pin Function Select)

The GTIOA[4:0] bits select the GTIOCnA pin function. For details, see Table 20.4.

OADFLT bit (GTIOCnA Pin Output Value Setting at the Count Stop)

The OADFLT bit sets whether the GTIOCnA pin outputs high or low when counting stops.

OAHLD bit (GTIOCnA Pin Output Setting at the Start/Stop Count)

The OAHLD bit specifies whether the GTIOCnA pin output level is retained or the level at the start or stop of counting depends on the register setting.

When the OAHLD bit is set to 0:

- The value specified in bit [4] of the GTIOA[4:0] bits is output when counting starts
- The value specified in the OADFLT bit is output when counting stops
- If the OADFLT bit is modified while counting stops, the new value is immediately reflected in the output.

When the OAHLD bit is set to 1:

• The output is retained when counting starts or stops.



OAE bit (GTIOCnA Pin Output Enable)

The OAE bit disables or enables the GTIOCnA pin output.

When GTCCRA register is used as the input capture register (at least one bit in the GTICASR register is set to 1), the GTIOCnA pin does not output regardless of the OAE bit value.

OADF[1:0] bits (GTIOCnA Pin Disable Value Setting)

The OADF[1:0] bits select the output value of the GTIOCnA pin in response to a request to disable output from the POEG.

NFAEN bit (Noise Filter A Enable)

The NFAEN bit disables or enables the noise filter for input from the GTIOCnA pin. Because changing the value of the bit might lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the GTIOR register before doing so.

NFCSA[1:0] bits (Noise Filter A Sampling Clock Select)

The NFCSA[1:0] bits set the sampling interval for the noise filter of the GTIOCnA pin. When setting these bits, wait for 2 cycles of the selected sampling interval before setting the input capture function.

GTIOB[4:0] bits (GTIOCnB Pin Function Select)

The GTIOB[4:0] bits select the GTIOCnB pin function. For details, see Table 20.4.

OBDFLT bit (GTIOCnB Pin Output Value Setting at the Count Stop)

The OBDFLT bit sets whether the GTIOCnB pin outputs high or low when counting stops.

OBHLD bit (GTIOCnB Pin Output Setting at the Start/Stop Count)

The OBHLD bit specifies whether theGTIOCnB pin output level is retained or the level at the start or stop of counting depends on the register setting.

When the OBHLD bit is set to 0:

- The value specified in bit [4] of the GTIOB[4:0] bits is output when counting starts
- The value specified in the OBDFLT bit is output when counting stops
- If the OBDFLT bit is modified while counting stops, the new value is immediately reflected in the output.

When the OBHLD bit is set to 1:

• The output is retained when counting starts or stops.

OBE bit (GTIOCnB Pin Output Enable)

The OBE bit disables or enables the GTIOCnB pin output.

When GTCCRB register is used as the input capture register (at least one bit in the GTICBSR register is set to 1), the GTIOCnB pin does not output regardless of the OBE bit value.

OBDF[1:0] bits (GTIOCnB Pin Disable Value Setting)

The OBDF[1:0] bits select the output value of the GTIOCnB pin in response to a request to disable output from the POEG.

NFBEN bit (Noise Filter B Enable)

The NFBEN bit disables or enables the noise filter for input from the GTIOCnB pin. Because changing the value of the bit might lead to the internal generation of an unexpected edge, select the output compare function for the relevant pin in the GTIOR register before doing so.

NFCSB[1:0] bits (Noise Filter B Sampling Clock Select)

The NFCSB[1:0] bits set the sampling interval for the noise filter of the GTIOCnB pin. When setting these bits, wait for 2 cycles of the selected sampling interval before setting the input capture function.



GTIOA/GTIOB[4:0] bits				Function						
b4	b3	b2	b1	b0	b4	b3, b2 ^{*1 *2 *3}	b1, b0*2			
0	0	0	0	0	Initial output is	Output retained at	Output retained at GTCCRA/GTCCRB compare match			
0	0	0	0	1	low	cycle end	Low output at GTCCRA/GTCCRB compare match			
0	0	0	1	0			High output at GTCCRA/GTCCRB compare match			
0	0	0	1	1			Output toggled at GTCCRA/GTCCRB compare match			
0	0	1	0	0	_	Low output at	Output retained at GTCCRA/GTCCRB compare match			
0	0	1	0	1		cycle end	Low output at GTCCRA/GTCCRB compare match			
0	0	1	1	0			High output at GTCCRA/GTCCRB compare match			
0	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match			
0	1	0	0	0	_	High output at	Output retained at GTCCRA/GTCCRB compare match			
0	1	0	0	1		cycle end	Low output at GTCCRA/GTCCRB compare match			
0	1	0	1	0	_		High output at GTCCRA/GTCCRB compare match			
0	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match			
0	1	1	0	0		Output toggled at	Output retained at GTCCRA/GTCCRB compare match			
0	1	1	0	1		cycle end	Low output at GTCCRA/GTCCRB compare match			
0	1	1	1	0			High output at GTCCRA/GTCCRB compare match			
0	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match			
1	0	0	0	0	Initial output is	Output retained at	Output retained at GTCCRA/GTCCRB compare match			
1	0	0	0	1	nign	cycle end	Low output at GTCCRA/GTCCRB compare match			
1	0	0	1	0			High output at GTCCRA/GTCCRB compare match			
1	0	0	1	1	_		Output toggled at GTCCRA/GTCCRB compare match			
1	0	1	0	0		Low output at	Output retained at GTCCRA/GTCCRB compare match			
1	0	1	0	1		cycle end	Low output at GTCCRA/GTCCRB compare match			
1	0	1	1	0			High output at GTCCRA/GTCCRB compare match			
1	0	1	1	1			Output toggled at GTCCRA/GTCCRB compare match			
1	1	0	0	0	_	High output at	Output retained at GTCCRA/GTCCRB compare match			
1	1	0	0	1		cycle end	Low output at GTCCRA/GTCCRB compare match			
1	1	0	1	0			High output at GTCCRA/GTCCRB compare match			
1	1	0	1	1			Output toggled at GTCCRA/GTCCRB compare match			
1	1	1	0	0		Output toggled at	Output retained at GTCCRA/GTCCRB compare match			
1	1	1	0	1]	cycle end	Low output at GTCCRA/GTCCRB compare match			
1	1	1	1	0			High output at GTCCRA/GTCCRB compare match			
1	1	1	1	1			Output toggled at GTCCRA/GTCCRB compare match			

Table 20.4	Settings of GTIOA[4:0] and GTIOB[4:0] bits
------------	--

Note 1. The cycle end means an overflow (GTCNT changes from GTPR to 0 in up-counting), an underflow (GTCNT changes from 0 to GTPR in down-counting), or counter clearing for saw-wave mode, and means a trough (GTCNT changes from 0 to 1) for triangle-wave mode.

Note 2. When the timing of a cycle end and the timing of a GTCCRA/GTCCRB compare match are the same in a compare-match operation, the b3 and b2 settings are given priority in saw-wave PWM mode, and the b1 and b0 settings are given priority in any other mode.

Note 3. In event count operation where at least one bit in GTUPSR or GTDNSR is set to 1, the setting of b3 and b2 is ignored.



20.2.15 GTINTAD : General PWM Timer Interrupt Output Setting Register

Base address:	GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)															
Offset address:	: 0x38 n: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Bit position:	31	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</u>														
Bit field:	_	GRPA GRPA GRPA GRPA GRP[1:0] -														
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	eld:													_		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
23:0	—	These bits are read as 0. The write value should be 0.	R/W
25:24	GRP[1:0]	Output Disable Source Select 0 0: Group A output disable source is selected 0 1: Group B output disable source is selected Others: Setting prohibited	R/W
28:26	—	These bits are read as 0. The write value should be 0.	R/W
29	GRPABH	Same Time Output Level High Disable Request Enable 0: Same time output level high disable request disabled 1: Same time output level high disable request enabled	R/W
30	GRPABL	Same Time Output Level Low Disable Request Enable 0: Same time output level low disable request disabled 1: Same time output level low disable request enabled	R/W
31	-	This bit is read as 0. The write value should be 0.	R/W

The GTINTAD enables or disables interrupt requests and output disable requests.

GRP[1:0] bits (Output Disable Source Select)

These bits select the group of output disable request from GPT to POEG and the group of output disable for GTIOCnA pin and GTIOCnB pin from POEG to GPT.

The output disable request to POEG is output to the group selected in the GRP[1:0] bit, with dead-time errors, simultaneous high output, and simultaneous low output factors following their respective disable request enable bits.

GTST.ODF shows the request of the output disable source group that is selected with the GRP[1:0] bits. Set the GRP[1:0] bits when both GTIOR.OAE and GTIOR.OBE bits are 0.

GRPABH bit (Same Time Output Level High Disable Request Enable)

The GRPABH bit enables or disables the output disable request when the GTIOCnA pin and GTIOCnB pin output 1 at the same time.

GRPABL bit (Same Time Output Level Low Disable Request Enable)

The GRPABL bit enables or disables the output disable request when the GTIOCnA pin and GTIOCnB pin output 0 at the same time.



20.2.16 GTST : General PWM Timer Status Register

Base address:	GPT32n = GPT16m	= 0x4007 = 0x4007	_8000 + 7_8000 +	0x0100 > 0x0100	< n (n = 0 × m (m =	i to 3) 4 to 9)	
Offset address:	0x3C						
Bit position:	31	30	29	28	27	26	25

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Bit field:	_	OABL F	OABH F	_	_	_	—	ODF	_	_	_	_	_	_	_	_	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit field:	TUCF	_	_	_	_	_	_		TCFP U	TCFP O	TCFF	TCFE	TCFD	TCFC	TCFB	TCFA	
Value after reset:	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	TCFA	Input Capture/Compare Match Flag A 0: No input capture/compare match of GTCCRA is generated 1: An input capture/compare match of GTCCRA is generated	R/W*1
1	TCFB	Input Capture/Compare Match Flag B 0: No input capture/compare match of GTCCRB is generated 1: An input capture/compare match of GTCCRB is generated	R/W*1
2	TCFC	Input Compare Match Flag C 0: No compare match of GTCCRC is generated 1: A compare match of GTCCRC is generated	R/W*1
3	TCFD	Input Compare Match Flag D 0: No compare match of GTCCRD is generated 1: A compare match of GTCCRD is generated	R/W*1
4	TCFE	Input Compare Match Flag E 0: No compare match of GTCCRE is generated 1: A compare match of GTCCRE is generated	R/W*1
5	TCFF	Input Compare Match Flag F 0: No compare match of GTCCRF is generated 1: A compare match of GTCCRF is generated	R/W*1
6	TCFPO	Overflow Flag 0: No overflow (crest) occurred 1: An overflow (crest) occurred	R/W*1
7	TCFPU	Underflow Flag 0: No underflow (trough) occurred 1: An underflow (trough) occurred	R/W*1
14:8	_	These bits are read as 0. The write value should be 0.	R/W
15	TUCF	Count Direction Flag 0: GTCNT counter counts downward 1: GTCNT counter counts upward	R
23:16	_	These bits are read as 0. The write value should be 0.	R/W
24	ODF	Output Disable Flag 0: No output disable request is generated 1: An output disable request is generated	R
28:25	—	These bits are read as 0. The write value should be 0.	R/W
29	OABHF	 Same Time Output Level High Flag 0: No simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 1 both for the GTIOCA and GTIOCB pins has occurred. 	R



Bit	Symbol	Function	R/W
30	OABLF	 Same Time Output Level Low Flag 0: No simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred. 1: A simultaneous generation of 0 both for the GTIOCA and GTIOCB pins has occurred. 	R
31	—	This bit is read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to this bit. Do not write 1.

The GTST indicates the status of the GPT.

TCFA flag (Input Capture/Compare Match Flag A)

The TCFA flag indicates the status for the input capture or compare match of GTCCRA.

[Setting conditions]

- GTCNT = GTCCRA, when the GTCCRA register functions as a compare match register
- GTCNT counter value is transferred to GTCCRA by the input capture signal when the GTCCRA register functions as an input capture register.

[Clearing condition]

• 0 is written to this flag.

TCFB flag (Input Capture/Compare Match Flag B)

The TCFB flag indicates the status for the input capture or compare match of GTCCRB.

[Setting conditions]

- GTCNT = GTCCRB, when the GTCCRB register functions as a compare match register
- GTCNT counter value is transferred to GTCCRB by the input capture signal when the GTCCRB register functions as an input capture register.

[Clearing condition]

• 0 is written to this flag.

TCFC flag (Input Compare Match Flag C)

The TCFC flag indicates the status for the compare match of GTCCRC.

When GTCCRC performs buffer operation, GTCCRC does not perform compare match.

[Setting condition]

• GTCNT = GTCCRC.

[Clearing condition]

• 0 is written to this flag.

[Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 01b, 10b, 11b (GTCCRC performs buffer operation).

TCFD flag (Input Compare Match Flag D)

The TCFD flag indicates the status for the compare match of GTCCRD.

When GTCCRD performs buffer operation, GTCCRD does not perform compare match.

[Setting condition]

• GTCNT = GTCCRD.



RA2L1 User's Manual

[Clearing condition]

• 0 is written to this flag.

[Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 10b, 11b (GTCCRD performs buffer operation).

TCFE flag (Input Compare Match Flag E)

The TCFE flag indicates the status for the compare match of GTCCRE.

When GTCCRE performs buffer operation, GTCCRE does not perform compare match.

[Setting condition]

• GTCNT = GTCCRE.

[Clearing condition]

• 0 is written to this flag.

[Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] = 01b, 10b, 11b (GTCCRE performs buffer operation).

TCFF flag (Input Compare Match Flag F)

The TCFF flag indicates the status for the compare match of GTCCRF.

When GTCCRF performs buffer operation, GTCCRF does not perform compare match.

[Setting condition]

• GTCNT = GTCCRF.

[Clearing condition]

• 0 is written to this flag.

[Not comparing condition]

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (Triangle-wave PWM mode 3)
- GTBER.CCRB[1:0] = 10b, 11b (GTCCRF performs buffer operation).

TCFPO flag (Overflow Flag)

The TCFPO flag indicates when an overflow or crest has occurred.

[Setting conditions]

- In saw-wave mode, an overflow (GTCNT changes from GTPR to 0 in up-counting) has occurred
- In triangle-wave mode, a crest (GTCNT changes from GTPR to GTPR 1) has occurred
- In counting by hardware sources, an overflow (GTCNT changes from GTPR to 0 in up-counting) has occurred.

[Clearing condition]

• 0 is written to this flag.

TCFPU flag (Underflow Flag)

The TCFPU flag indicates when an underflow or trough has occurred.

[Setting conditions]



- In saw-wave mode, an underflow (GTCNT changes from 0 to GTPR in down-counting) has occurred
- In triangle-wave mode, a trough (GTCNT changes from 0 to 1) has occurred
- In counting by hardware sources, an underflow (GTCNT changes from 0 to GTPR in down-counting) has occurred.

[Clearing condition]

• 0 is written to this bit.

TUCF flag (Count Direction Flag)

The TUCF flag indicates the count direction of GTCNT. In event count operation, this flag is set to 1 in up-counting and to 0 in down-counting.

ODF flag (Output Disable Flag)

The ODF flag shows the request of the output disable source group that is selected in the GRP[1:0] bits.

When output is disabled, an output disable control is not released within the same cycle in which an output disable request is negated. It is released in the next cycle.

OABHF flag (Same Time Output Level High Flag)

The OABHF flag indicates that the GTIOCnA pin and GTIOCnB pin output 1 at the same time.

When the GTIOCnA or GTIOCnB pin outputs 0, this flag returns to 0. This flag is read only. Writing 0 to clear the flag is prohibited.

When an interrupt by the OABHF flag is enabled (GTINTAD.GRPABH = 1), the OABHF flag is output to POEG as an output disable request.

[Setting condition]

• The GTIOCnA and GTIOCnB pins output 1 at the same time when both OAE and OBE bits are set to 1.

[Clearing conditions]

- The GTIOCnA pin output value is different from the GTIOCnB pin output value when both OAE and OBE bits are set to 1
- The GTIOCnA and GTIOCnB pins output 0 at the same time when both OAE and OBE bits are set to 1
- Either the OAE bit or OBE bit is set to 0.

OABLF flag (Same Time Output Level Low Flag)

The OABLF flag indicates that the GTIOCnA and GTIOCnB pins output 0 at the same time.

When the GTIOCnA pin or GTIOCnB pin outputs 1, this flag returns to 0. This flag is read only. Writing 0 to clear the flag is prohibited.

When an interrupt by the OABLF flag is enabled (GTINTAD.GRPABL = 1), the OABLF flag is output to POEG as an output disable request.

[Setting condition]

• The GTIOCnA and GTIOCnB pins output 0 at the same time when both OAE and OBE bits are set to 1.

[Clearing conditions]

- The GTIOCnA pin output value is different from the GTIOCnB pin output value when both OAE and OBE bits are set to 1
- The GTIOCnA and GTIOCnB pins output 1 at the same time when both OAE and OBE bits are set to 1
- Either the OAE bit or the OBE bit is set to 0.

The compare-target signals to generate the OABHF/OABLF flag are the compare match outputs (PWM outputs) signals before they are masked by the output disable function. Even during the output disable condition, compare match operation continues internally, where the OABHF or OABLF flag is updated based on the operation results.



20.2.17 GTBER : General PWM Timer Buffer Enable Register

Base address:	: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)															
Offset address:	s: 0x40															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:																\ [1:0]
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	BD1	BD0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	BD0	GTCCR Buffer Operation Disable 0: Buffer operation is enabled	R/W
1	BD1	GTPR Buffer Operation Is disabled 0: Buffer operation is enabled 1: Buffer operation is disabled	R/W
15:2	_	These bits are read as 0. The write value should be 0.	R/W
17:16	CCRA[1:0]	GTCCRA Buffer Operation 0 0: No buffer operation 0 1: Single buffer operation (GTCCRA ↔GTCCRC) Others: Double buffer operation (GTCCRA ↔ GTCCRC ↔ GTCCRD)	R/W
19:18	CCRB[1:0]	GTCCRB Buffer Operation 0 0: No buffer operation 0 1: Single buffer operation (GTCCRB ↔ GTCCRE) Others: Double buffer operation (GTCCRB ↔ GTCCRE ↔ GTCCRF)	R/W
21:20	PR[1:0]	GTPR Buffer Operation 0 0: No buffer operation 0 1: Single buffer operation (GTPBR → GTPR) Others: Setting prohibited	R/W
22	CCRSWT	GTCCRA and GTCCRB Forcible Buffer Operation Writing 1 to this bit forces a buffer transfer of GTCCRA and GTCCRB. This bit automatically returns to 0 after 1 is written. This bit is read as 0.	W
31:23	_	These bits are read as 0. The write value should be 0.	R/W

The GTBER register provides settings for the buffer operation. Set the GTBER register while the GTCNT counter is stopped.

BD0 bit (GTCCR Buffer Operation Disable)

The BD0 bit disables the buffer operation using GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, and GTCCRF combined.

When GTDTCR.TDE is 1 and when BD0 is set to 0, GTCCRB does not perform buffer operation. The GTCCRB register is automatically set to a compare match value for negative-phase waveform with dead time.

BD1 bit (GTPR Buffer Operation Disable)

The BD1 bit disables the buffer operation using GTPR and GTPBR combined.

CCRA[1:0] bits (GTCCRA Buffer Operation)

The CCRA[1:0] bits set the buffer operation with GTCCRA, GTCCRC, and GTCCRD combined. When the buffer operation is restricted by the operating mode set in GTCR, the GTCR setting is given priority.



The buffer operation mode is fixed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).

CCRB[1:0] bits (GTCCRB Buffer Operation)

The CCRB[1:0] bits set the buffer operation using GTCCRB, GTCCRE, and GTCCRF combined. When the buffer operation is restricted by the operating mode set in GTCR, the GTCR setting is given priority.

The buffer operation mode is fixed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3 (64-bit transfer at trough).

PR[1:0] bits (GTPR Buffer Operation)

The PR[1:0] bits set the buffer operation with GTPR and GTPBR combined.

CCRSWT bit (GTCCRA and GTCCRB Forcible Buffer Operation)

Writing 1 to the CCRSWT bit forces a buffer transfer of GTCCRA and GTCCRB. This bit automatically returns to 0 after the 1 is written. This bit is read as 0, and is valid only when counting is stopped with a compare match operation specified.

20.2.18 GTCNT : General PWM Timer Counter

Base address:	GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3)
	GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address: 0x48

Valu

Bit position:	31																															0
Bit field:																																
e after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
31:0	n/a	GTCNT is a 32-bit read/write counter for GPT32n (n = 0 to 3). For GPT16m (m = 4 to 9), GTCNT is a 16-bit register. GTCNT can only be written to after counting stops. For GPT16m (m = 4 to 9), the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. GTCNT must be set within the range of $0 \leq \text{GTCNT} \leq \text{GTPR}$.	R/W

20.2.19 GTCCRk : General PWM Timer Compare Capture Register k (k = A to F)

Base address:	GPT3 GPT1	2n = 0 6m = (0x400 0x400	7_80 07_8)00 + 000	+ 0x0 + 0x	0100 0100	×n)×n	(n = n (m	0 to = 4	3) to 9)																				
Offset address:	0x4C 0x50 0x54 0x58 0x5C 0x60	(GTCC (GTCC (GTCC (GTCC (GTCC (GTCC	CRA) CRB) CRC) CRE) CRD) CRD)	I																											
Bit position:	31																														0
Bit field:																															
Value after reset: ^{*1}	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
31:0	n/a	GTCCRk registers are read/write registers. The effective size of GTCCRk is the same as GTCNT (16- or 32-bit). If the effective size of GTCCRk is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. GTCCRA and GTCCRB are registers used for both output compare and input capture. GTCCRC and GTCCRE are compare match registers, and can also function as buffer registers for GTCCRF are compare match registers, and can also function as buffer registers for GTCCRC and GTCCRF are compare match registers, and can also function as buffer registers for GTCCRC and GTCCRE (double-buffer registers for GTCCRA and GTCCRB).	R/W



Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

20.2.20 GTPR : General PWM Timer Cycle Setting Register

Base address: GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3) GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address: 0x64

Bit position:	31																															0
Bit field:																																
Value after reset:*1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
31:0	n/a	GTPR is a read/write register that sets the maximum count value of GTCNT. The effective size of GTPR is the same as GTCNT (16- or 32-bit). If the effective size of GTPR is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. For saw waves, the value of (GTPR + 1) is the cycle. For triangle waves, the value of (GTPR value \times 2) is the cycle.	R/W

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

20.2.21 GTPBR : General PWM Timer Cycle Setting Buffer Register

Base address:	GPT32n = 0x4007_8000 + 0x0100 × n (n = 0 to 3)
	GPT16m = 0x4007_8000 + 0x0100 × m (m = 4 to 9)

Offset address:	0x68
-----------------	------

Bit position:	31																															0
Bit field:																																
Value after reset: ^{*1}	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
31:0	n/a	GTPBR is a read/write register that functions as a buffer register for GTPR. The effective size of GTPBR is the same as GTCNT (16- or 32-bit). If the effective size of GTPBR is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored.	R/W

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.

20.2.22 GTDTCR : General PWM Timer Dead Time Control Register

Base address:	GPT32r GPT16r	n = 0x400 n = 0x40	07_8000 07_8000	+ 0x0100 + 0x010) × n (n = 0 × m (m	= 0 to 3) = 4 to 9)									
Offset address:	0x88															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_		_	_	_	_	_		_	_	_	_		TDE
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bit	Symbol	Function	R/W
0	TDE	Negative-Phase Waveform Setting	R/W
		0: GTCCRB is set without using GTDVU1: GTDVU is used to set the compare match value for negative-phase waveform with dead time automatically in GTCCRB	
31:1	—	These bits are read as 0. The write value should be 0.	R/W

GTDTCR enables automatic setting of a compare match value for negative-phase waveform with dead time. GPT has a dead time control function and the GTDVU register is used for setting dead time value.

TDE bit (Negative-Phase Waveform Setting)

The TDE bit specifies whether to use GTDVU. When GTDVU is used, the compare match value for a negative-phase waveform with dead time obtained by the compare match value of a positive-phase waveform (GTCCRA) and the dead time value (GTDVU) is automatically set in GTCCRB.

The TDE bit setting is ignored in saw-wave PWM mode, and the GTCCRB is not automatic setting.

The GTCCRB value is automatically set and has the following upper and lower limit values. If the obtained GTCCRB value is not within the upper or lower limit, the following limit value is set in GTCCRB.

- Triangle waves: Upper limit value: GTPR – 1 Lower limit value: 1 in up-counting, 0 in down-counting
- Saw-wave one-shot pulse mode: Upper limit value: GTPR Lower limit value: 0.

20.2.23 GTDVU : General PWM Timer Dead Time Value Register U

Base address:	GP1 GP1	Г32n Г16n	n = 0: n = 0	x400)x40)7_8(07_8	000 ·	+ 0x(+ 0x	0100 (0100)×n)×n	(n = า (m	0 to = 4 t	3) to 9)																				
Offset address:	0x8	С																														
Bit position:	31																															0
Bit field:																																
Value after reset: ^{*1}	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
31:0	n/a	GTDVU is a read/write register that sets the dead time for generating PWM waveforms with dead time. The effective size of GTDVU is the same as GTCNT (16 or 32 bits). If the effective size of GTDVU is 16 bits, the upper 16 bits for access in a 32-bit unit are always read as 0x0000, and writing to these bits is ignored. Setting a GTDVU value greater than or equal to GTPR is prohibited. When using the automatic dead time setting function, do not set a value that makes a change point of the waveform exceeding the count period. The set value can be confirmed by reading from GTCCRB. When GTDVU is used, writing to GTCCRB is prohibited. When this register is set to 0, waveforms without dead time are output. While GPT is running, changing the GTDVU values is prohibited. To change GTDVU to a new value, stop the GPT with the CST bit in the GTCR register.	R/W

Note 1. For GPT16m (m = 4 to 9), the value of the upper 16 bits after reset is 0x0000.



20.2.24 OPSCR : Output Phase Switching Control Register

Base address: GPT_OPS = 0x4007_8FF0 Offset address: 0x00

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	NFCS	6[1:0]	NFEN	_	—	GODF	GRP	2[1:0]	_	_	ALIGN	RV	INV	Ν	Ρ	FB
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	—	_	_	—	_	—	EN	_	w	V	U	_	WF	VF	UF
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	UF	Input Phase Soft Setting	R/W
1	VF	hese bits set the input phase from software settings.	
2	WF		R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
4	U	Input U-Phase Monitor This bit monitors the state of the input phase. OPSCR.FB = 0 : External input that are synchronized by PCLKD OPSCR.FB = 1 : Software settings (UF)	R
5	V	Input V-Phase Monitor This bit monitors the state of the input phase. OPSCR.FB = 0 : External input that are synchronized by PCLKD OPSCR.FB = 1 : Software settings (VF)	R
6	W	Input W-Phase Monitor This bit monitors the state of the input phase. OPSCR.FB = 0 : External input that are synchronized by PCLKD OPSCR.FB = 1 : Software settings (WF)	R
7	—	This bit is read as 0. The write value should be 0.	R/W
8	EN	Output Phase Enable 0: Do not output (Hi-Z external pin) 1: Output ^{*1}	R/W
15:9	—	These bits are read as 0. The write value should be 0.	R/W
16	FB	External Feedback Signal Enable This bit selects the input phase from software settings and external input. 0: Select the external input 1: Select the soft setting (OPSCR.UF, VF, WF)	
17	Р	Positive-Phase Output (P) Control	R/W
		0: Level signal output 1: PWM signal output	
18	N	Negative-Phase Output (N) Control	R/W
		0: Level signal output 1: PWM signal output	
19	INV	Output Phase Invert Control	R/W
		0: Positive logic (active-high) output 1: Negative logic (active-low) output	
20	RV	Output Phase Rotation Direction Reversal Control	R/W
		0: Positive rotation 1: Reverse rotation	
21	ALIGN	Input Phase Alignment	R/W
		0: Input phase aligned to PCLKD1: Input phase aligned to the falling edge of PWM	
23:22	-	These bits are read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
25:24	GRP[1:0]	Output Disabled Source Selection	R/W
		0 0: Select group A output disable source0 1: Select group B output disable sourceOthers: Setting prohibited	
26	GODF	Group Output Disable Function	R/W
		0: This bit function is ignored1: Group disable clears the OPSCR.EN bit^{*1}	
28:27	—	These bits are read as 0. The write value should be 0.	R/W
29	NFEN	External Input Noise Filter Enable 0: Do not use a noise filter on the external input 1: Use a noise filter on the external input	R/W
31:30	NFCS[1:0]	External Input Noise Filter Clock Selection Noise filter sampling clock setting of the external input.	R/W
		0 0: PCLKD/1 0 1: PCLKD/4 1 0: PCLKD/16 1 1: PCLKD/64	

Note 1. When OPSCR.GODF = 1 and the signal value selected by the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0.

The OPSCR register sets the output of the signal waveform required for brushless DC motor control.

UF, VF, WF bits (Input Phase Soft Setting)

The UF , VF , WF bits set the input phase from the software settings. When OPSCR.FB bit is 1, these bits are valid. The set value of the UF /VF /WF takes the place of the U/V/W external input.

U, V, W bits (Input Phase Monitor)

When the OPSCR.FB bit is 0, external inputs that are synchronized by PCLKD are monitored by these bits. When the OPSCR.FB bit is 1, the OPSCR.U, OPSCR.V, and OPSCR.W bits can read the OPSCR.UF, OPSCR.VF, and OPSCR.WF bits.

EN bit (Output Phase Enable)

The EN bit controls the output enable signal of output phase (positive phase/negative phase).

When the OPSCR.EN bit is 1, the signal waveform is output.

When the OPSCR.EN bit is 0, first set OPSCR.FB, OPSCR.UF /VF /WF (software setting is selected), OPSCR.P/N, OPSCR.INV, OPSCR.RV, OPSCR.ALIGN, OPSCR.GRP[1:0], OPSCR.GODF, OPSCR.NFEN, OPSCR.NFCS. Then, set the EN bit to 1. The EN bit should be set when output disable request does not occur from POEG. Also when OPSCR.GODF is 1 and the signal value selected in the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0. Even if 1 is written by software, the EN bit remains at 0.

For the return, after clearing the Output Disable Request by software, set the EN bit to 1.

Priority order of the EN bit is as follows (when the conflict occurs).

When writing 1 by software and clearing to 0 by the Output Disable Request conflict for the EN bit, clearing to 0 by the Output Disable Request is enabled.

FB bit (External Feedback Signal Enable)

The FB bit selects the input phase from the software settings (OPSCR.UF, VF, WF) and external input such as a Hall element.

P bit (Positive-Phase Output (P) Control)

The P bit selects one of the level signal output or PWM signal output for the positive-phase output (GTOUUP, GTOVUP and GTOWUP pins).

N bit (Negative-Phase Output (N) Control)

The N bit selects one of the level signal output or PWM signal output for the negative-phase output (GTOULO, GTOVLO and GTOWLO pins).



INV bit (Output Phase Invert Control)

The INV bit selects one of the positive logic (active-high) output or negative logic (active-low) output for the output phase.

RV bit (Output Phase Rotation Direction Reversal Control)

The RV bit reverses the direction of rotation of the motor by inverting the input phase.

ALIGN bit (Input Phase Alignment)

The ALIGN bit selects the PCLKD or PWM for the sampling of the input phase (input phase is specified in the OPSCR.FB bit).

When OPSCR.ALIGN bit is 0, input phase is aligned to PCLKD.

Note: When the chopping is performed, there are cases where the PWM width of output is shorter than the width of the PWM used to chop just before or after switching of output phase, depending on the phase difference between the phase output switch timing and the phase of PWM.

When OPSCR.ALIGN bit is 1, input phase is aligned with the falling edge of PWM.

GRP[1:0] bit (Output Disabled Source Selection)

The GRP[1:0] bit selects the output disable source.

The GRP bits should be set when GODF bit is 0. If GRP bits select a POEG except for the connected groups, the status of output pin never change to disable.

GODF bit (Group Output Disable Function)

When OPSCR.GODF is 1 and the signal value selected by the OPSCR.GRP[1:0] bit is high, the OPSCR.EN bit is set to 0.

When OPSCR.GODF bit is 0, this bit is ignored.

The GODF bit should be set when output disable request does not occur from POEG.

NFEN bit (External Input Noise Filter Enable)

The NFEN bit selects the noise filter for external input. When OPSCR.NFEN bit is 0, a noise filter for the external input is not used.

Note: Set this bit during the EN bit is 0 to avoid generation of unintentional internal edge caused by switching this bit.

NFCS[1:0] bits (External Input Noise Filter Clock Selection)

The NFCS[1:0] bits select the clock for the external input noise filter. When the OPSCR.NFEN bit is 1, noise filter sampling clock setting of the external input is enabled.

- 1. Set the NFCS[1:0].
- 2. Wait for 2 cycles.
- 3. Set the OPSCR.EN bit to 1.

20.3 Operation

20.3.1 Basic Operation

Each channel has a 32-bit and 16-bit timer that performs a periodic count operation using the count clock and hardware sources. The count function provides both up-counting and down-counting. The GTPR controls the count cycle.

When the GTCNT counter value matches the value in GTCCRA or GTCCRB, the output from the associated GTIOCnA or GTIOCnB can be changed (n = 0 to 9). GTCCRA or GTCCRB can be used as an input capture register with hardware resources.

GTCCRC and GTCCRD can function as buffer registers for GTCCRA. GTCCRE and GTCCRF can function as buffer registers for GTCCRB.



20.3.1.1 Counter operation

(1) Counter start and stop

The counter of each channel starts the count operation when GTCR.CST is set to 1, and stops counting when the bit is set to 0. The GTCR.CST bit value is changed by the following sources:

- Writing to GTCR register
- Writing 1 to the bit in GTSTR associated with the GPT channel number when the GTSSR.CSTRT bit set to 1
- Writing 1 to the bit in GTSTP associated with the GPT channel number when the GTPSR.CSTOP bit set to 1
- The hardware source selected in the GTSSR register
- The hardware source selected in the GTPSR register

(2) Periodic count operation in up-counting by count clock

The GTCNT counter in each channel starts up-counting when the associated GTCR.CST bit is set to 1 with GTUPSR and GTDNSR registers set to 0x00000000. When the GTCNT value changes from the GTPR value to 0 (overflow), the GTST.TCFPO flag is set to 1, and the overflow interrupt(GPTn_OVF) is also generated. After GTCNT overflows, up-counting resumes from 0x00000000.

Figure 20.3 shows an example of a periodic count operation in up-counting by the count clock.



Figure 20.3 Example of periodic count operation in up-counting by the count clock

Table 20.5 shows an example for setting periodic count operation in up-counting by the count clock.

Table 20.5	Example for setting a periodic count operation in up-counting by the count clock
------------	--

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.3, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.3, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.3, 0x00000000 is set.
6	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

(3) Periodic count operation in down-counting by count clock

The GTCNT counter in each channel can perform down-counting by setting GTUDDTYC.UD with GTUPSR and GTDNSR registers set to 0x00000000. When GTCNT changes from 0 to the GTPR value (underflow), GTST.TCFPU is set



to 1, and the underflow interrupt(GPTn_UDF) is also generated. After the GTCNT counter underflows, down-counting resumes from the GTPR value.

Figure 20.4 shows an example of periodic count operation in down-counting by the count clock.



Figure 20.4	Example of periodic count operation in down-counting by the count clock
-------------	---

Table 20.6 shows an example for setting periodic count operation in down-counting by the count clock.

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.4, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction with the GTUDDTYC register. In Figure 20.4, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.4, the GTPR register value is set.
6	Start count operation	Set the GTCR.CST bit to 1 to start count operation. In Figure 20.4, 1 is set in the CST bit.

Table 20 6	Example for setting	periodic count o	peration in dow	n-counting by	count clock
Table 20.0	Example for setting	periodic count o	peration in uow	n-counting by	COUNT CIOCK

(4) Event count operation in up-counting using hardware sources

The GTCNT counter in each channel can perform up-counting using hardware sources as set in GTUPSR.

When GTUPSR is set to enable, the count clock selected in GTCR.TPCS[2:0] and the count direction selected in GTUDDTYC.UD are ignored. If up-counting and down-counting using hardware sources occur at the same time, the GTCNT counter value does not change. The overflow behavior when up-counting using hardware sources is the same as when up-counting by the count clock.

If you are using a hardware source to count up, set the GTCR.CST bit to 1 to enable the counting operation. After GTCR.CST is set to 1, the counter cannot count up for 1 clock cycle as specified in GTCR.TPCS[2:0] because the count operation is synchronized by the count clock selected in GTCR.TPCS[2:0]. Set GTCR.TPCS[2:0] to 000b to count up with a 1 PCLKD delay after GTCR.CST is set to 1.

Figure 20.5 shows an example of an event count operation in up-counting by a hardware resource (the rising edge of GTETRGA pin input).





Figure 20.5 Example of event count operation in up-counting using hardware sources

Table 20.7 shows an example for setting event count operation in up-counting by a hardware source.

Table 20.7	Example for setting an eve	ent count operation in up	o-counting using hardware sources
------------	----------------------------	---------------------------	-----------------------------------

No.	Step Name	Description
1	Set count source	Select the counting-up hardware source with the GTUPSR register.
2	Set cycle	Set the cycle in the GTPR register.
3	Set initial value for counter	Set the initial value in the GTCNT counter.
4	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

(5) Event count operation in down-counting using hardware sources

The GTCNT counter in each channel can perform down-counting using hardware sources set in the GTDNSR.

When GTDNSR is set to enable, the count clock selected in GTCR.TPCS[2:0] and the count direction selected in GTUDDTYC.UD are ignored. If up-counting and down-counting using hardware sources occur at the same time, the GTCNT counter value does not change. The underflow behavior when down-counting using hardware sources is the same as when down-counting by the count clock.

When GTCR.CST bit is set to 1 to count down using hardware sources, the count operation is enabled. After GTCR.CST is set to 1, the counter cannot count down for 1 clock cycle as specified in GTCR.TPCS[2:0] because the count operation is synchronized with the count clock selected in GTCR.TPCS[2:0]. Set GTCR.TPCS[2:0] to 000b to count down with a 1 PCLKD delay after GTCR.CST is set to 1.

Figure 20.6 shows an example of a event count operation in down-counting by a hardware resource (rising edge of GTETRGA pin).





Figure 20.6 Example of event count operation in down-counting using hardware sources

Table 20.8 shows an example for setting a periodic count operation in down-counting using a hardware resource.

Table 20.8	Example for setting an	event count operation in	down-counting using	hardware sources
------------	------------------------	--------------------------	---------------------	------------------

No.	Step Name	Description
1	Set count source	Select the counting-down hardware source with the GTDNSR register.
2	Set cycle	Set the cycle in the GTPR register.
3	Set initial value for counter	Set the initial value in the GTCNT counter.
4	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

(6) Counter clear operation

The counter of each channel is cleared by following sources:

- Writing 0 to GTCNT register
- Writing 1 to the bit in GTCLR associated with the GPT channel number when the GTCSR.CCLR bit set to 1
- The hardware source selected in GTCSR register.

Writing to the GTCNT register is prohibited during count operation. The GTCNT counter can be cleared both by writing 1 to the GTCLR and by the clear request of hardware sources, whether GTCNT is counting (GTCR.CST is 1) or not (GTCR.CST is 0).

When the count direction flag is set as decrement (GTST.TCUF flag = 0) in saw-wave mode selected with GTCR.MD[2:0] bits, the GTCNT register is set to the value of the GTPR register when writing 1 to the GTCLR register and when clearing by hardware sources are performed.

When not in saw-waves mode and down-counting, the GTCNT register is set to 0 when writing 1 to the GTCLR register and when clearing by hardware sources are performed.

In event count operation when at least 1 bit in the GTUPSR or GTDNSR is set to 1, after clear sources occur, both writing to GTCLR register and clearing by hardware sources are performed immediately to synchronize with PCLKD. If other settings are used, clear is synchronized with the counter clock selected in GTCR.TPCS[2:0].


20.3.1.2 Waveform output by compare match

Compare match means that the GTCNT counter value matches the value of GTCCRA or GTCCRB. When a compare match occurs, the compare match flag is generated synchronously with the count clock, including the event count. At the same time, the GPT can output low, high, or toggled output from the associated GTIOCnA or GTIOCnB output pin (n = 0 to 9). In addition, the GTIOCnA or GTIOCnB pin output can be low, high, or toggled at the cycle end which is determined by GTPR.

The cycle end is:

- For saw waves in up-counting when GTCNT changes from the GTPR value to 0 (overflow)
- For saw waves in down-counting when GTCNT changes from 0 to GTPR value (underflow)
- For saw waves when the GTCNT counter is cleared
- For triangle waves when the GTCNT changes from 0 to 1 (trough).

(1) Low output and high output

Figure 20.7 shows an example of low output and high output operation by a compare match of GTCCRA and GTCCRB.

In this example, the GTCNT counter performs up-counting, and settings are made so that high is output from the GTIOCnA pin by a GTCCRA compare match, and low is output from the GTIOCnB pin by a GTCCRB compare match. The pin level does not change when the specified level and pin level match.



Figure 20.7 Example of low output and high output operation

Table 20.9 shows an example for setting low output and high output operation.

Table 20.9 Example for setting low output and high output operation (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.7, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.7, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.



No.	Step Name	Description
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.7, GTIOA[4:0] = 00010b, GTIOB[4:0] = 10001b.
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
8	Set compare match value	Set compare match values in the GTCCRA and GTCCRB registers.
9	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

Table 20.9 Example for setting low output and high output operation (2 of 2)

Note: n: 0 to 9 m: A, B

(2) Toggled output

Figure 20.8 and Figure 20.9 show examples of toggled output operation by compare matches of GTCCRA and GTCCRB.

In Figure 20.8, the GTCNT counter performs up-counting, and settings are made so that the GTIOCnA pin output by a GTCCRA compare match and GTIOCnB pin output by a GTCCRB compare match are toggled.

In Figure 20.9, the GTCNT counter performs up-counting, and settings are made so that a GTCCRA compare match toggles the GTIOCnA pin output level and a cycle end toggles the GTIOCnB pin output level.







Figure 20.9 Example of toggled output operation (2)

Table 20.10 shows an example for setting toggled output operation.

Table 20.10	Example for setting toggled output operation
-------------	--

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.8 and Figure 20.9, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.8 and Figure 20.9, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.8, GTIOA[4:0] = 10011b, GTIOB[4:0] = 00011b, and in Figure 20.9, GTIOA[4:0] = 10011b, GTIOB[4:0] = 01100b.
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
8	Set compare match value	Set compare match values in the GTCCRA and GTCCRB registers.
9	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

Note: n: 0 to 9 m: A, B

20.3.1.3 Input Capture Function

The GTCNT counter value can be transferred to either GTCCRA or GTCCRB on detection of the hardware source that is set in GTICASR and GTICBSR.

Figure 20.10 shows an example of the input capture function.

In this example, the GTCNT counter performs up-counting by the count clock, and settings are made so that an input capture is performed to GTCCRA at both edges of the GTIOCnA input pin and to GTCCRB on the rising edge of the GTIOCnB input pin.





Figure 20.10 Example of input capture operation

Table 20.11 and Table 20.14 show the example for setting an input capture operation with count operation by the count clock.

 Table 20.11
 Example for setting input capture operation

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.10, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.10, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Select input capture source	Select the input capture source in the GTICASR and GTICBSR registers. In Figure 20.10, GTICASR = 0x00000F00, GTICBSR = 0x00003000.
7	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

20.3.2 Buffer Operation

The following buffer operations can be set with GTBER:

- GTPR and GTPBR
- GTCCRA, GTCCRC, and GTCCRD
- GTCCRB, GTCCRE, and GTCCRF

20.3.2.1 GTPR Register Buffer Operation

GTPBR can function as a buffer register for GTPR.

The buffer transfer is performed at an overflow (during up-counting) or an underflow (during down-counting) in saw-wave mode or in event count, and at a trough in triangle-wave mode.



In saw-wave mode or in event count, the buffer transfer is performed when the following counter clear operations occur during counting:

- Clear by hardware sources (the clear source is selected in GTCSR register)
- Clear by software (when GTCSR.CCLR bit is 1 and GTCLR.CCLRn bit is set to 1, n = 0 to 9).

To set GTPR to function as a buffer, set the GTBER.PR bit to 1. To set GTPR not to function as a buffer, set the GTBER.PR bit to 0.

Figure 20.11 to Figure 20.13 show examples of GTPR buffer operation and Table 20.12 shows an example for setting GTPR buffer operation.



Figure 20.11 Example of GTPR buffer operation with saw waves in up-counting



Figure 20.12 Example of GTPR buffer operation with saw waves in down-counting



RA2L1 User's Manual



Table 20.12	Example for setting GTPR register buffer operation
-------------	--

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.11 and Figure 20.12, 000b (saw-wave PWM mode) is set, and in Figure 20.13, 100b (triangle-wave PWM mode 1) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.11, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). In Figure 20.12, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Set buffer operation	Set buffer operation with the GTBER.PR[1:0] bits. In Figure 20.11, Figure 20.12, and Figure 20.13, PR[1:0] = 01b.
7	Set buffer value	For buffer operation, set a value in one cycle after the current cycle in the GTPBR register.
8	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
9	Set buffer value for each cycle	For buffer operation, set a value in one cycle after the current cycle in the GTPBR register.

20.3.2.2 Buffer Operation for GTCCRA and GTCCRB Registers

GTCCRC can function as the GTCCRA buffer register and GTCCRD can function as the GTCCRC buffer register (doublebuffer register for GTCCRA). Similarly, GTCCRE can function as the GTCCRB buffer register and GTCCRF can function as the GTCCRE buffer register (double-buffer register for GTCCRB).

To set GTCCRA or GTCCRB to function as a double buffer, set GTBER.CCRA[1:0] or GTBER.CCRB[1:0] to 10b or 11b. For single buffer operation, set 01b. To set GTCCRA or GTCCRB to not function as a buffer, set 00b.

(1) When GTCCRA or GTCCRB Functions as Output Compare Register

Buffer transfer occurs in the following situations:

- Buffer transfer by overflow or underflow Buffer transfer is performed at an overflow (during up-counting) or an underflow (during down-counting) in saw-wave mode or in event count operation. In triangle-wave mode, buffer transfer is performed at a trough (triangle-wave PWM mode 1) or a crest and trough (triangle-wave PWM mode 2).
- Buffer transfer by counter clear



In saw-wave mode or in event count operation, during counting, buffer transfer (which is the same as an overflow during up-counting or an underflow during down-counting) is performed by the counter clear sources similar to the case shown in section 20.3.2.1. GTPR Register Buffer Operation.

In triangle-wave mode, buffer transfer is not performed by the counter clear.

• Forcible buffer transfer

When GTBER.CCRSWT bit is set to 1 while the count operation is stopped, the GTCCRA and the GTCCRB register buffer transfer are performed forcibly in saw-wave mode, in event count operation and in triangle-wave mode. Additionally buffer transfer from the GTCCRD register to temporary register A and from the GTCCRF register to temporary register B are performed in saw-wave one-shot pulse mode or triangle-wave PWM mode 3.

Figure 20.14 to Figure 20.16 show examples of GTCCRA and GTCCRB buffer operation and Table 20.13 shows an example for setting GTCCRA and GTCCRB buffer operation.



Figure 20.14 Example of GTCCRA and GTCCRB buffer operation with output compare, saw waves in upcounting, high output at GTCCRA compare match, and low output at cycle end







Figure 20.15 Example of GTCCRA and GTCCRB double buffer operation with output compare, triangle waves, buffer operation at trough, output toggled at GTCCRA compare match, and output retained at cycle end



match, and output retained at cycle end



No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.14, 000b (saw-wave PWM mode) is set, in Figure 20.15, 100b (triangle-wave PWM mode 1) is set, and in Figure 20.16, 101b (triangle-wave PWM mode 2) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.14, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.14, GTIOA[4:0] = 00110b, in Figure 20.15, GTIOA[4:0] = 00011b, and in Figure 20.16, GTIOB[4:0] = 00011b.
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
8	Set buffer operation	Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.14, CCRA[1:0] = 01b, in Figure 20.15, CCRA[1:0] = 1xb, and in Figure 20.16, CCRB[1:0] = 1xb.
9	Set compare match value	Set the GTIOCnA pin transition in the GTCCRA register and the GTIOCnB pin transition in the GTCCRB register.
10	Set buffer value	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or half cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or 1 cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRD and GTCCRF registers, respectively.
11	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
12	Set buffer value for each cycle	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or half cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and crest) in the GTCCRC and GTCCRE registers, respectively.

Table 20.13	Example for setting GTCCRA and GTCCRB buffer operation for output compare
-------------	---

Note: n: 0 to 9 m: A, B

(2) When GTCCRA or GTCCRB Functions as Input Capture Register

When an input capture is generated, the GTCNT counter value is transferred to GTCCRA and GTCCRB and the stored GTCCRA and GTCCRB register values are transferred to the buffer registers. In input capture operation, the buffer transfer is not performed by the counter clear.

crest) in the GTCCRD and GTCCRF registers, respectively.

For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle (in saw-wave mode or triangle-wave mode with buffer transfer at trough or crest) or 1 cycle after the current cycle (in triangle-wave mode with buffer transfer at both trough and

Figure 20.17 and Figure 20.18 show examples of GTCCRA and GTCCRB buffer operation and Table 20.14 shows an example for setting GTCCRA and GTCCRB buffer operation.





Figure 20.17 Example of GTCCRA and GTCCRB buffer operation with input capture at both edges of GTIOCnA input, saw waves in up-counting, and GTCNT counter cleared at both edges of GTIOCnA input



Figure 20.18 Example of GTCCRA and GTCCRB double buffer operation with input capture at both edges of GTIOCnB input, saw waves in up-counting, and GTCNT counter cleared at both edges of GTIOCnB input



No.	Step Name	Description
1	Set operating mode and counter clear sources	Set the operating mode with the GTCR.MD[2:0] bits and count clear source with the GTCSR register. In Figure 20.17, MD[2:0] = 000b (saw-wave PWM mode) and GTCSR = 0x00000F00, and in Figure 20.18, MD[2:0] = 000b (saw-wave PWM mode) and GTCSR = 0x0000F000.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.17, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Select input capture source	Select input capture source in the GTICASR register and GTICBSR register. In Figure 20.17, GTICASR = 0x00000F00, and in Figure 20.18, GTICBSR = 0x0000F000.
7	Set buffer operation	Set buffer operation with the CCRA and CCRB bits in the GTBER register. In Figure 20.17, CCRA[1:0] = 01b, and in Figure 20.18, CCRB[1:0] = 1xb.
8	Start count operation	Set the GTCR.CST bit to 1 to start count operation.

Table 20.14 Example for setting GTCCRA and GTCCRB buffer operation for input capture

20.3.3 PWM Output Operating Mode

The GPT can output PWM waveforms to the GTIOCnA or GTIOCnB pin (n = 0 to 9) by a compare match between the GTCNT counter and GTCCRA or GTCCRB.

By setting GTDTCR and GTDVU, the compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

20.3.3.1 Saw-Wave PWM Mode

In saw-wave PWM mode, GTCNT performs saw-wave (half-wave) operation by setting the cycle in GTPR and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 0 to 9) when a GTCCRA or GTCCRB compare match occurs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the cycle end according to the GTIOR setting.

Figure 20.19 shows an example of saw-wave PWM mode operation, and Table 20.15 shows an example for setting saw-wave PWM mode.





Figure 20.19 Example of saw-wave PWM mode operation with up-counting, buffer operation, high output at GTCCRA/GTCCRB compare match, and low output at cycle end

 Table 20.15
 Example for setting saw-wave PWM mode (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.19, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.19, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.19, GTIOA[4:0] = 00110b and GTIOB[4:0] = 00110b.
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
8	Set buffer operation	Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.19, CCRA[1:0] = 01b and CCRB[1:0] = 01b.
9	Set compare match value	Set the GTIOCnA pin transition in the GTCCRA register and the GTIOCnB pin transition in the GTCCRB register.



No.	Step Name	Description
10	Set buffer value	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively.
11	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
12	Set buffer value for each cycle	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively.

Table 20.15	Example for setting saw-wave PWM mode (2 of 2)
-------------	--

Note: n: 0 to 9 m: A, B

20.3.3.2 Saw-Wave One-Shot Pulse Mode

The saw-wave one-shot pulse mode is a mode in which the cycle is set in GTPR, the GTCNT counter performs saw-wave (half-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 0 to 9) at a compare match of GTCCRA or GTCCRB with buffer operation fixed.

Buffer operation in saw-wave one-shot pulse mode is different from the usual buffer operation. Buffer transfer is performed from:

- GTCCRC to GTCCRA at the cycle end
- GTCCRE to GTCCRB at the cycle end
- GTCCRD to temporary register A at the cycle end
- GTCCRF to temporary register B at the cycle end
- Temporary register A to GTCCRA at a GTCCRA compare match
- Temporary register B to GTCCRB at a GTCCRB compare match.

The pin output value can be selected from low output, high output, or toggled output separately for a compare match and the cycle end according to the GTIOR setting. When the GTBER.CCRSWT bit is set to 1 while count operation is stopped, the buffer is transferred forcibly from the GTCCRD register to temporary register A and from the GTCCRF register to temporary register B. By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.20 shows an example of saw-wave one-shot pulse mode operation, and Table 20.16 shows an example for setting saw-wave one-shot pulse mode.





GTCCRB compare match, and output retained at cycle end



No.	Step Name	Description	
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.20, 001b (saw-wave one-shot pulse mode) is set.	
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.20, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).	
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.	
4	Set cycle	Set the cycle in the GTPR register.	
5	Set initial value for counter	Set the initial value in the GTCNT counter.	
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.20, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.	
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.	
8	Set compare match value	Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.	
9	Set forcible buffer transfer	Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly.	
10	Set buffer value	For buffer operation, set the GTIOCnA pin transition in one cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.	
11	Start count operation	Set the GTCR.CST bit to 1 to start count operation.	
12	Set buffer value for each cycle	For buffer operation, set the GTIOCnA pin transition in one cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.	

Table 20.16	Example setting for saw-wave one-shot pulse mode
-------------	--

Note: n: 0 to 9 m: A, B

20.3.3.3 Triangle-Wave PWM Mode 1 (32-Bit Transfer at Trough)

The triangle-wave PWM mode 1 is a mode in which the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 0 to 9) when a GTCCRA or GTCCRB compare match occurs. Buffer transfer is performed at the trough. The pin output value can be selected from low output, high output, or toggled output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.21 shows an example of a triangle-wave PWM mode 1 operation, and Table 20.17 shows an example for setting a triangle-wave PWM mode 1.





GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/ GTCCRB register compare match, and output retained at cycle end

Table 20.17	Example setting for triangle-wave PWM mode 1	(1 of 2)
-------------	--	----------

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.21, 100b (triangle-wave PWM mode 1) is set.
2	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
3	Set cycle	Set the cycle in the GTPR register.
4	Set initial value for counter	Set the initial value in the GTCNT counter.
5	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.21, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.
6	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
7	Set buffer operation	Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.21, CCRA[1:0] = 01b and CCRB[1:0] = 01b.
8	Set compare match value	Set the GTIOCnA and GTIOCnB pins transitions in the GTCCRA and GTCCRB registers, respectively.
9	Set buffer value	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively.



No.	Step Name	Description
10	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
11	Set buffer value for each cycle	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 2 cycles after the current cycle in the GTCCRD and GTCCRF registers, respectively.

Table 20.17 Example setting for triangle-wave PWM mode 1 (2 of 2)

Note: n: 0 to 9 m: A, B

20.3.3.4 Triangle-Wave PWM Mode 2 (32-Bit Transfer at Crest and Trough)

Similarly to triangle-wave PWM mode 1, in triangle-wave PWM mode 2 the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation, and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 0 to 9) when a GTCCRA or GTCCRB compare match occurs. The buffer transfer is performed at both crests and troughs. The pin output value can be selected from low output, high output, or toggle output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.22 shows an example of triangle-wave PWM mode 2 operation, and Table 20.18 shows an example for setting triangle-wave PWM mode 2.





Figure 20.22 Example of triangle-wave PWM mode 2 operation with buffer operation, low output from the GTIOCnA pin and high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB compare match, and output retained at cycle end

Table 20.18 Example for setting triangle-wave PWM mode 2 (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.22, 101b (triangle-wave PWM mode 2) is set.
2	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
3	Set cycle	Set the cycle in the GTPR register.
4	Set initial value for counter	Set the initial value in the GTCNT counter.
5	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.22, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.
6	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
7	Set buffer operation	Set buffer operation with the CCRA[1:0] and CCRB[1:0] bits in the GTBER register. In Figure 20.22, CCRA[1:0] = 01b and CCRB[1:0] = 01b.
8	Set compare match value	Set the GTIOCnA and GTIOCnB pins transitions in the GTCCRA and GTCCRB registers, respectively.



No.	Step Name	Description
9	Set buffer value	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in half cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in the GTCCRD and GTCCRF registers, respectively.
10	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
11	Set buffer value for each half cycle	For buffer operation, set the GTIOCnA and GTIOCnB pins transitions in half cycle after the current cycle in the GTCCRC and GTCCRE registers, respectively. For double buffer operation, also set the GTIOCnA and GTIOCnB pins transitions in 1 cycle after the current cycle in GTCCRD and GTCCRF registers, respectively.

Table 20.18Example for setting triangle-wave PWM mode 2 (2 of 2)

Note: n: 0 to 9

m: A, B

20.3.3.5 Triangle-Wave PWM Mode 3 (64-Bit Transfer at Trough)

The triangle-wave PWM mode 3 is a mode in which the cycle is set in GTPR. The GTCNT counter performs triangle-wave (full-wave) operation and a PWM waveform is output to the GTIOCnA or GTIOCnB pin (n = 0 to 9) at a compare match of GTCCRA or GTCCRB with buffer operation fixed. Buffer operation in triangle-wave PWM mode 3 is different from the usual buffer operation. Buffer transfer is performed from the following:

- GTCCRC to GTCCRA at the trough
- GTCCRE to GTCCRB at the trough
- GTCCRD to temporary register A at the trough
- GTCCRF to temporary register B at the trough
- Temporary register A to GTCCRA at the crest
- Temporary register B to GTCCRB at the crest.

The pin output value can be selected from low output, high output, or toggled output separately for a compare match and for the cycle end according to the GTIOR setting.

By setting GTDTCR, GTDVU, a compare match value for a negative-phase waveform with dead time can automatically be set to GTCCRB.

Figure 20.23 shows an example of triangle-wave PWM mode 3 operation, and Table 20.19 shows an example for setting triangle-wave PWM mode 3.







high output from the GTIOCnB pin at count start, output toggled at GTCCRA/GTCCRB compare match, and output retained at cycle end

Table 20.19 Example setting for triangle-wave PWM mode 3 (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.23, 110b (triangle-wave PWM mode 3) is set.



No.	Step Name	Description
2	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
3	Set cycle	Set the cycle in the GTPR register.
4	Set initial value for counter	Set the initial value in the GTCNT counter.
5	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.23, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.
6	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
7	Set compare match value	Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.
8	Set forcible buffer transfer	Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly.
9	Set buffer value	Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.
10	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
11	Set buffer value for each cycle	Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers and the GTIOCnB pin transition in the GTCCRE and GTCCRF registers.

Table 20 19	Example setting	n for triangle-wave	PWM mode 3	(2 of 2)
Table 20.13	LAAmple Setting	JIOI UIAIIYIE-wave	F WWW INDUE 5	

Note: n: 0 to 9 m: A, B

20.3.4 Automatic Dead Time Setting Function

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time value (GTDVU value) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Writing to GTCCRB is prohibited when the automatic dead time setting function is used. Dead time setting beyond the cycle is also prohibited. Values for automatic dead time setting can be read from GTCCRB. The automatic dead time value setting to GTCCRB is performed at the next clock cycle count when registers that are used for calculating the automatic dead time value are updated.

When a dead time error occurs, the compare match values for positive and negative waveforms are adjusted to generate the waveforms with the dead time as shown in Table 20.20.

The adjusted value for the negative waveform is set for GTCCRB automatically.

The adjusted value for the positive waveform is used as internal signal and not set for GTCCRA.

Table 20.20	Adjustment of the Waveform Change Point When a Dead-Time Error Occurs
-------------	---

Mode	Count Direction	Period	Condition for Dead Time Error	Change Point of the Positive-Phase Waveform after Adjustment	Change Point of the Negative-Phase Waveform after Adjustment
Sawtooth-wave	Up-counting	First half	GTCCRA - GTDVU < 0	GTDVU	0
mode		Second half	GTCCRA + GTDVU > GTPR	GTPR - GTDVU	GTPR
	Down-counting	First half	GTCCRA + GTDVU > GTPR	GTPR - GTDVU	GTPR
		Second half	GTCCRA - GTDVU < 0	GTDVU	0
Triangle-wave	Up-counting	(First half)	GTCCRA - GTDVU ≤ 0	GTDVU + 1	1
1/2/3	Down-counting	(Second half)	GTCCRA - GTDVU < 0	GTDVU	0

Figure 20.24 to Figure 20.27 show examples of automatic dead time setting function operation. Table 20.21 and Table 20.22 show the setting examples.





Figure 20.24 Example of automatic dead time setting function operation in saw-wave one-shot pulse mode, up-counting, and active-high



down-counting, and active-high





Figure 20.26 Example of automatic compare-match value setting function with dead time in triangle-wave PWM mode 1, and active-high



PWM mode 2 or 3, and active-high



Table 20.21	Example setting for automatic dead time setting function in saw-wave one-shot pulse mode, and
	triangle-wave PWM mode 3

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.24 and Figure 20.25, 001b (saw- wave one-shot pulse mode) is set. In Figure 20.27, 110b (triangle-wave PWM mode 3) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.24, 01b is set after 11b is set in the GTUDDTYC[1:0] bits (up count). In Figure 20.25, 00b is set after 10b is set in the GTUDDTYC[1:0] bits (down count).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter.
6	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.24, Figure 20.25, and Figure 20.27, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.
7	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
8	Set buffer value for compare match	Set the GTIOCnA pin transition immediately after the count start in the GTCCRC and GTCCRD registers.
9	Set forcible buffer transfer for compare match	Set the GTBER.CCRSWT bit to 1 to transfer buffer register data forcibly to the GTCCRA register.
10	Set buffer value for compare match	Set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers.
11	Set automatic dead time setting function	Set the GTDTCR.TDE bit to 1 to enable the automatic dead time setting function.
12	Set dead time value	Set the dead time value in the GTDVU register.
13	Start count operation	Set the GTCR.CST bit to 1 to start count operation.
14	Set buffer value for each cycle	For buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle in the GTCCRC and GTCCRD registers.

Note: n: 0 to 9

m: A, B

Table 20.22 Example setting for automatic dead time setting function in triangle-wave PWM mode 1 or 2 (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.26, 100b (triangle-wave PWM mode 1) is set. In Figure 20.27, 101b (triangle-wave PWM mode 2) is set.
2	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
3	Set cycle	Set the cycle in the GTPR register.
4	Set initial value for counter	Set the initial value in the GTCNT counter.
5	Set GTIOCnm pin function	Set the GTIOCnm pin function with the GTIOA[4:0] and GTIOB[4:0] bits in the GTIOR register. In Figure 20.26 and Figure 20.27, GTIOA[4:0] = 00011b and GTIOB[4:0] = 10011b.
6	Enable GTIOCnm pin output	Set to enable the GTIOCnm pin output with the OAE and OBE bits in the GTIOR register.
7	Set buffer operation for compare match	Set buffer operation with the CCRA[1:0] bits in the GTBER register.
8	Set compare match value	Set the GTIOCnA pin transition in the GTCCRA register.
9	Set buffer value for compare match	For buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle (in triangle- wave PWM mode 1) or half cycle after the current cycle (in triangle-wave PWM mode 2) in the GTCCRC register. For double buffer operation, also set the GTIOCnA pin transition in 2 cycles after the current cycle (in triangle-wave PWM mode 1) or 1 cycle after the current cycle (in triangle- wave PWM mode 2) in the GTCCRD registers.
10	Set automatic dead time setting function	Set the GTDTCR.TDE bit to 1 to enable the automatic dead time setting function.
11	Set dead time value	Set the dead time value in the GTDVU register.
12	Start count operation	Set the GTCR.CST bit to 1 to start count operation.



No.	Step Name	Description
13	Set buffer value for each cycle	When the compare match register is used for buffer operation, set the GTIOCnA pin transition in 1 cycle after the current cycle (in triangle-wave PWM mode 1) or half cycle after the current cycle (in triangle-wave PWM mode 2) in GTCCRC.

Table 20.22	Example setting for automatic	dead time setting function	in triangle-wave PWM mode 1	or 2 (2 of 2)
-------------	-------------------------------	----------------------------	-----------------------------	---------------

Note: n: 0 to 9 m: A, B

20.3.5 Count Direction Changing Function

The count direction of the GTCNT counter can be changed by modifying the UD bit in GTUDDTYC.

In saw-wave mode, if the UD bit in GTUDDTYC is modified during count operation, the count direction is changed at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the GTUDDTYC.UD bit is modified while the count operation stops and the GTUDDTYC.UDF bit is 0, the GTUDDTYC.UD bit modification is not reflected at the start of counting and the count direction is changed at an overflow or an underflow. If the UDF bit is set to 1 while the count operation stops, the GTUDDTYC.UD bit value at that time is reflected at the start of counting.

In triangle-wave mode, the count direction does not change even though the UD bit in GTUDDTYC is modified during the count operation. Similarly, even though the GTUDDTYC.UD bit is modified while the count operation stops and GTUDDTYC.UDF bit is 0, the GTUDDTYC.UD bit value is not reflected to the count operation. If the GTUDDTYC.UDF bit is set to 1 while the count operation is stopped, the GTUDDTYC.UD bit value at that time is reflected at the start of counting.

If the count direction changes during a saw-wave count operation, the GTPR value after the start of up-counting is reflected in the count cycle during up-counting and the GTPR value after the start of down-counting is reflected in the count cycle during down-counting.

Figure 20.28 shows an example of count direction changing function operation.



Figure 20.28 Example of a count direction changing function operation during buffer operation

20.3.6 Function of Output Duty 0% and 100%

The output duty of the GTIOCnA pin and the GTIOCnB pin (n = 0 to 9) are set to 0% or 100% by changing the GTUDDTYC.OADTY bit or GTUDDTYC.OBDTY bit.



In saw-wave mode, if the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified during the count operation, the output duty setting is reflected at an overflow (when modified during up-counting) or an underflow (when modified during down-counting). If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 0, the output duty modification is not reflected at the start of counting. The output duty changes at an overflow or an underflow. If the GTUDDTYC.OADTY bit or the GTUDDTYC.OADTY bit is modified while the count operation is stopped and the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OBDTYF bit is 1, the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTYC.OBDTYF bit is 1, the GTUDDTYC.OADTYF

In triangle-wave mode, if the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified during the count operation, the output duty setting is reflected an underflow.

If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation is stopped and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 0, the output duty modification is not reflected at the start of counting. The output duty changes at an underflow. If the GTUDDTYC.OADTY bit or the GTUDDTYC.OBDTY bit is modified while the count operation stops and the GTUDDTYC.OADTYF or the GTUDDTYC.OBDTYF bit is 1, the output duty modification is reflected at the start of counting.

In performing 0% or 100% duty operation, GPT internally continues to:

- Perform compare match operation
- Set compare match flag
- Output interrupt
- Perform buffer operation.

When the control is changed from 0% or 100% duty setting to compare match, the output value of GTIOCnA pin at cycle end is decided by GTIOR.GTIOA[3:2] and GTUDDTYC.OADTYR. The output value of GTIOCnB pin at cycle end is decided by GTIOR.GTIOB[3:2] and GTUDDTYC.OBDTYR.

When GTIOR.GTIOA[3:2] and GTIOR.GTIOB[3:2] are set to 01b, the output pins output low at cycle end. When GTIOR.GTIOA[3:2] and GTIOR.GTIOB[3:2] are set to 10b, the output pins output high at cycle end.

GTUDDTYC.OADTYR selects the value that is the object of output retained/toggled at cycle end, when GTIOR.GTIOm[3:2] are set to 00b (output retained at cycle end) or when GTIOR.GTIOm[3:2] are set to 11b (output toggled at cycle end). Table 20.23 shows the values of GTIOCnA and GTIOCnB pin output at cycle end.

	Compare match value at cycle end masked by 0% or 100% duty setting	GTUDDTYC.OmDTYR in duty 0% setting		GTUDDTYC.OmDTYR in duty 100% setting	
GTIOR.GTIOm[3:2]		0	1	0	1
00	0	0	0	1	0
(output retained at cycle end)	1	0	1	1	1
01 (low output at cycle end)	_	0	0	0	0
10 (high output at cycle end)	_	1	1	1	1
11	0	1	1	0	1
(output toggled at cycle end)	1	1	0	0	0

Table 20.23	Output values after releasing 0% or 100% duty setting (m = A, B)

Figure 20.29 shows an example of output duty 0% and 100% function.





Figure 20.29 Example of output duty 0% and 100% function

20.3.7 Hardware Count Start/Count Stop and Clear Operation

The GTCNT counter can be started, stopped, or cleared by the following hardware sources:

- External trigger input
- ELC event input
- GTIOCnA and GTIOCnB pin input (n = 0 to 9).

20.3.7.1 Hardware Start Operation

The GTCNT counter can be started by selecting a hardware source using GTSSR.

Figure 20.30 shows an example of a count start operation by a hardware source. Table 20.24 shows the setting example.







 Table 20.24
 Example setting for count start operation by a hardware source

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.30, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.30, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.30, 0x00000000 is set.
6	Set hardware count start	Select a hardware source for starting count operation in the GTSSR register. In Figure 20.30, GTSSR.SSELCA = 1
7	Set hardware source operation	Set operation of the hardware source selected by the GTSSR register and start counting. In Figure 20.30, the ELC_GPTA event input operation is set.

20.3.7.2 Hardware Stop Operation

The GTCNT counter can be stopped by selecting a hardware source using GTPSR.

Figure 20.31 shows an example of a count stop operation by a hardware source. Table 20.25 shows the setting example. In this example, the count operation stops at the ELC_GPTA event input and restarts at the ELC_GPTB event input.





Figure 20.31 Example of count stop operation by hardware source started by software, stopped at ELC_GPTA input, and restarted at ELC_GPTB input

Table 20.25	Example setting for count stop operation by a hardware source
-------------	---

No.	Step Name	Description
1	Set operating mode	Set the operating mode with GTCR.MD[2:0] bits. In Figure 20.31, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.31, after 11b is set in GTUDDTYC[1:0], 01b is set in GTUDDTYC[1:0] (up-counting).
3	Select count clock	Select the count clock with GTCR.TPCS[2:0].
4	Set cycle	Set the cycle in GTPR.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.31, 0x00000000 is set.
6	Set hardware count start	Select a hardware source for starting count operation in GTSSR register, and wait for count start by the hardware source. In Figure 20.31, GTSSR.SSELCB = 1.
7	Set hardware count stop	Select a hardware source for stopping count operation in GTPSR register and wait for count stop by the hardware source. In Figure 20.31, GTPSR.PSELCA = 1.
8	Set hardware source operation	Set operation of the hardware source selected in GTSSR register or GTPSR register, and start or stop counting. In Figure 20.31, ELC_GPTA input operation and ELC_GPTB input operation are set.

Figure 20.32 shows an example of a count start/stop operation by a hardware source. Table 20.26 shows the setting example. In this example, the counter operates during the high-level periods of the external trigger input GTETRGA.





 Table 20.26
 Example setting for count start/stop operation by a hardware source

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.32, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.32, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.32, 0x00000000 is set.
6	Set hardware count start	Select a hardware source for starting count operation with the GTSSR register, and wait for count start by the hardware source. In Figure 20.32, GTSSR.SSGTRGAR = 1.
7	Set hardware count stop	Select a hardware source for stopping count operation with the GTPSR register, and wait for count stop by the hardware source. In Figure 20.32, GTPSR.PSGTRGAF = 1.
8	Set hardware source operation	Set operation of the hardware source selected in the GTSSR register or GTPSR register and start or stop counting. In Figure 20.32, the GTETRGA pin operation is set.

20.3.7.3 Hardware Clear Operation

The GTCNT counter can be cleared by selecting a hardware source using GTCSR. The GPTn_OVF/GPTn_UDF (n = 0 to 9) interrupt (overflow/underflow interrupt) is not generated when the GTCNT counter is cleared by a hardware source or by software.

Figure 20.33 and Figure 20.34 show examples of the GTCNT counter clearing operation by a hardware source. Table 20.27 shows the setting example. In this example, the GTCNT counter starts at the ELC_GPTA input, and the counter stops and clears at the ELC_GPTB input.









Figure 20.34 Examples of count clearing operation by hardware source in saw wave down-counting, started at ELC_GPTA input, and stopped/cleared at ELC_GPTB input

Tabla 20.27	Example cotting	for count	alaarina	onoration by	a hardwara	0011800	1	•
	Example Setting	g for count	clearing	operation by	y a naruware	source (T 01 Z)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.33 and Figure 20.34, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.33, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting). In Figure 20.34, after 10b is set in the GTUDDTYC[1:0] bits, 00b is set in the GTUDDTYC[1:0] bits (down-counting).



No.	Step Name	Description
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.33, 0x00000000 is set. In Figure 20.34, the GTPR register value is set.
6	Set hardware count start	Select a hardware source for starting count operation in the GTSSR register, and wait for count start by the hardware source. In Figure 20.33 and Figure 20.34, GTSSR.SSELCA = 1.
7	Set hardware count stop	Select a hardware source for stopping count operation in the GTPSR register, and wait for count stop by the hardware source. In Figure 20.33 and Figure 20.34, GTPSR.PSELCB = 1.
8	Set hardware count clear	Select a hardware source for clearing count operation in the GTCSR register, and wait for count clear by the hardware source. In Figure 20.33 and Figure 20.34, GTCSR.CSELCB = 1.
9	Set hardware source operation	Set operation of the hardware source selected in the GTSSR register, GTPSR register or GTCSR register and start, stop or clear counting. In Figure 20.33 and Figure 20.34, the ELC_GPTA input and ELC_GPTB input are set.

 Table 20.27
 Example setting for count clearing operation by a hardware source (2 of 2)

The GPTn_OVF/GPTn_UDF (n = 0 to 9) interrupt (overflow/underflow interrupt) is not generated when the counter is cleared by a hardware source or by software.

Figure 20.35 shows the relationship between the counter clearing by a hardware source and the GPTn_OVF (n = 0 to 9) interrupt.



Figure 20.35 Relationship between counter clearing by hardware source and GPTn_OVF (n = 0 t interrupt

20.3.8 Synchronized Operation

Synchronized operation on channels such as a synchronized start, stop, and clear operation can be performed.

20.3.8.1 Synchronized Operation by Software

The GTCNT counters can be started, stopped, and cleared on multiple channels by setting the associated GTSTR, GTSTP, or GTCLR bits simultaneously to 1.

Count start with a phase difference is possible by setting the initial value in the GTCNT counter and setting the associated GTSTR bits simultaneously to 1.

Figure 20.36 shows an example of a simultaneous start, stop, and clear by software. Figure 20.37 shows an example of phase start operation by software.







register value)





20.3.8.2 Synchronized Operation by Hardware

The counters for multiple channels can be started, stopped, and cleared simultaneously by the following hardware sources. Hardware sources that can cause a synchronized operation are external trigger input and ELC event input. Synchronized operation through the GTIOCnA and GTIOCnB pin inputs is possible by setting an ELC event due to input capture as a hardware source (n = 0 to 9).

Figure 20.38 shows an example of a simultaneous start, stop, and clear operation by a hardware source. Table 20.28 shows the setting example.

GPT320.GTCNT counter value







Figure 20.38 Example of a simultaneous start, stop, and clear by a hardware source with the same count cycle (GTPR register value)

Table 20.28 Example setting for simultaneous start by a hardware source (1 of 2)

No.	Step Name	Description
1	Set operating mode	Set the operating mode with the GTCR.MD[2:0] bits. In Figure 20.38, 000b (saw-wave PWM mode) is set.
2	Set count direction	Select the count direction (up or down) with the GTUDDTYC register. In Figure 20.38, after 11b is set in the GTUDDTYC[1:0] bits, 01b is set in the GTUDDTYC[1:0] bits (up-counting).
3	Select count clock	Select the count clock with the GTCR.TPCS[2:0] bits.
4	Set cycle	Set the cycle in the GTPR register.
5	Set initial value for counter	Set the initial value in the GTCNT counter. In Figure 20.38, 0x00000000 is set.
6	Set hardware count start	Select a hardware source for starting count operation with the GTSSR register, and wait for count start by the hardware source. In Figure 20.38, GTSSR.SSELCA = 1.



No.	Step Name	Description
7	Set hardware count stop	Select a hardware source for stopping count operation with the GTPSR register, and wait for count stop by the hardware source. In Figure 20.38, GTPSR.PSELCB = 1.
8	Set hardware count clear	Select a hardware source for clearing count operation with the GTCSR register, and wait for count clear by the hardware source. In Figure 20.38, GTCSR.CSELCB = 1.
9	Set hardware source operation	Set operation of the hardware source selected in the GTSSR, GTPSR, or GTCSR registers, and start, stop, or clear counting. In Figure 20.38, ELC_GPTA input and ELC_GPTB input are set.

Table 20.28 Example setting for simultaneous start by a hardware source (2 of 2)

20.3.9 PWM Output Operation Examples

(1) Synchronized PWM output

The GPT outputs 10×2 phases of linked PWM waveforms for a maximum of GPT $\times 10$ channels.

Figure 20.39 shows an example in which four channels perform synchronized operation in saw-wave PWM mode and eight phases of PWM waveforms are output. The GTIOCnA is set so that it outputs low as the initial value, high at a GTCCRA compare match, and low at the cycle end. The GTIOCnB is set so that it outputs low as the initial value, high at a GTCCRB compare match, and low at the cycle end.




(2) 3-phase saw-wave complementary PWM output

Figure 20.40 shows an example in which three channels perform synchronized operation in saw-wave PWM mode and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, high at a GTCCRA compare match, and low at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, low at a GTCCRB compare match, and high at the cycle end.



RA2L1 User's Manual



(3) 3-phase saw-wave complementary PWM output with automatic dead time setting

Figure 20.41 shows an example in which three channels perform synchronized operation in saw-wave one-shot pulse mode with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTIOCnB compare match, and retains the output at the cycle end.



RA2L1 User's Manual



(4) 3-phase triangle-wave complementary PWM output

Figure 20.42 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 1 and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.







(5) 3-phase triangle-wave complementary PWM output with automatic dead time setting

Figure 20.43 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 1 with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA pin is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB pin is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.







(6) 3-phase asymmetric triangle-wave complementary PWM output with automatic dead time setting

Figure 20.44 shows an example in which three channels perform synchronized operation in triangle-wave PWM mode 3 with automatic dead time setting and 3-phase complementary PWM waveforms are output. The GTIOCnA is set so that it outputs low as the initial value, toggles the output at a GTCCRA compare match, and retains the output at the cycle end. The GTIOCnB is set so that it outputs high as the initial value, toggles the output at a GTCCRB compare match, and retains the output at the cycle end.





20.3.10 Phase Counting Function

The phase difference between the GTIOCnA and GTIOCnB pin (n = 0 to 9) inputs is detected and the associated GTCNT counts up or counts down. The detectable phase difference is available in any combination with the relationship between the edge and the level of GTIOCnA and GTIOCnB pin inputs being set in the GTUPSR and GTDNSR registers. For details on count operation, see section 20.3.1.1. Counter operation.

Figure 20.45 to Figure 20.54 show an example of phase counting modes 1 to 5 operation when the GTIOCnA, GTIOCnB pins are used. Table 20.29 to Table 20.38 show conditions of up-counting or down-counting and list settings for the GTUPSR and GTDNSR registers which is corresponding to Figure 20.45 to Figure 20.54.





Figure 20.45 Example of phase counting mode 1

Table 20.29 Conditions of up-counting/down-counting in phase counting mode 1

	: Rising edge
_	

¥ –		Folling	odao
<u> </u>		Failing	eaae
	-		

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Up-counting	GTUPSR = 0x00006900 GTDNSR = 0x00009600
Low	₹_		
<u> </u>	Low		
₹_	High		
High	₹_	Down-counting	
Low	Ŀ		
<u> </u>	High		
	Low		





Figure 20.46 Example of phase counting mode 2 (A)

Table 20.30 Conditions of up-counting/down-counting in phase counting mode 2 (A)

- : Rising edge
- E : Falling edge

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Not counting	GTUPSR = 0x00000800 GTDNSR = 0x00000400
Low	T.		
Ŀ	Low		
T.	High	Up-counting	
High	T.	Not counting	
Low	Ŀ		
<u> </u>	High		
T.	Low	Down-counting	







Table 20.31 Conditions of up-counting/down-counting in phase counting mode 2 (B)

: Rising edge

|--|

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Not counting	GTUPSR = 0x00000200 GTDNSR = 0x00000100
Low	T.		
	Low	Down-counting	
┍╸	High	Not counting	
High	T.		
Low	_ _		
_ _	High	Up-counting	
v _	Low	Not counting	







Table 20.32 Conditions of up-counting/down-counting in phase counting mode 2 (C)

: Rising edge

0 0

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High		Not counting	GTUPSR = 0x00000A00 GTDNSR = 0x00000500
Low	₹_		
	Low	Down-counting	
لح	High	Up-counting	
High	▼	Not counting	
Low	Ŀ		
	High	Up-counting	
₹_	Low	Down-counting	







Table 20.33 Conditions of up-counting/down-counting in phase counting mode 3 (A)

|--|

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Not counting	GTUPSR = 0x00000800 GTDNSR = 0x00008000
Low	₹_		
	Low		
لح ا	High	Up-counting	
High	₹_	Down-counting	
Low	Ŀ	Not counting	
	High		
▼ _	Low		







Table 20.34 Conditions of up-counting/down-counting in phase counting mode 3 (B)

	: Rising edge
_	

L : Falling edge

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Down-counting	GTUPSR = 0x00000200 GTDNSR = 0x00002000
Low	₹_	Not counting	
<u> </u>	Low		
₹	High		
High	T.		
Low	Ē		
<u> </u>	High	Up-counting	
₹_	Low	Not counting	







Table 20.35 Conditions of up-counting/down-counting in phase counting mode 3 (C)

	: Rising edge
_	

|--|

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Down-counting	GTUPSR = 0x00000A00 GTDNSR = 0x0000A000
Low	₹_	Not counting	
	Low		
لح	High	Up-counting	
High	v _	Down-counting	
Low	_ _	Not counting	
_ _	High	Up-counting	
₹_	Low	Not counting	



Figure 20.52 Example of phase counting mode 4



Table 20.36 Conditions of up-counting/down-counting in phase counting mode 4

|--|

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Up-counting	GTUPSR = 0x00006000 GTDNSR = 0x00009000
Low	₹_		
_	Low	Not counting	
┍╸	High		
High	T.	Down-counting	
Low	Ŀ		
_	High	Not counting	
T.	Low		







Table 20.37 Conditions of up-counting/down-counting in phase counting mode 5 (A)

_		
	Ealling	odao
_	raiiiiu	euue

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Not counting	GTUPSR = 0x00000C00 GTDNSR = 0x00000000
Low	₹_		
_	Low		
┍╸	High	Up-counting	
High	₹_	Not counting	
Low	Ŀ		
_ _	High		
₹_	Low	Up-counting	



Figure 20.54 Example of phase counting mode 5 (B)



Table 20.38 Conditions of up-counting/down-counting in phase counting mode 5 (B)

	: Rising	edge
_		

L : Falling edge

GTIOCnA pin input	GTIOCnB pin input	Operation	Register setting
High	_ _	Not counting	GTUPSR = 0x0000C000 GTDNSR = 0x00000000
Low	₹_	Up-counting	
Ŀ	Low	Not counting	
₹_	High		
High	₹_	Up-counting	
Low	Ŀ	Not counting	
_ _	High		
T.	Low		

20.3.11 Output Phase Switching (GPT_OPS)

GPT_OPS provides a function for easy control of brushless DC motor operation using the Output Phase Switching Control Register (OPSCR).

GPT_OPS outputs a PWM signal to be used for chopper control or level signal for each phase (U-positive phase/negative phase, V-positive phase/negative phase) of the 6-phase motor control. This function uses a soft setting value (OPSCR.UF, VF, WF) set by software or external signals detected by the Hall element, a PWM waveform of GPT164.GTIOC4A.

Note: For 48-pin products, external signals detected by the Hall element is not supported.

Figure 20.55 shows the conceptual diagram of GPT_OPS control flow.



RA2L1 User's Manual



Figure 20.55 Conceptual diagram of GPT_OPS control flow

Figure 20.56 shows a 6-phase level signals output example of a GPT_OPS operation.

The GPT_UVWEDGE signal in Figure 20.56 is the Hall sensor input edge that outputs to the ELC.



Figure 20.57 shows a 6-phase PWM output example of a GPT OPS operation with chopper control.



RA2L1 User's Manual



Figure 20.58 shows a 6-phase PWM output example of an output disable control operation.





Figure 20.58 Example of group output disable control operation

20.3.11.1 Input Selection and Synchronization of External Input Signal

In the GPT_OPS control flow conceptual diagram shown in Figure 20.55, (1) is a selection of input phase from the software settings and external input by the OPSCR.FB bit.

When OPSCR.FB bit is 0, select the external input. Enable the input signal after synchronization with the GPT core clock (PCLKD). After carrying out noise filtering (optional), set the external input to the input phase of PWM (PWM of GPT164.GTIOC4A) using falling edge sampling with OPSCR.ALIGN bit set to 1.

When OPSCR.FB bit is 1, select the soft setting (OPSCR.UF, VF, WF) with the value of the input phase of PWM (PWM of GPT164.GTIOC4A) using falling edge sampling with OPSCR.ALIGN bit set to 1.

When OPSCR.ALIGN bit is 0, GPT_OPS operates with the input phase of PCLKD synchronization with either OPSCR.FB bit set to 0 or OPSCR.FB bit set to 1. However, there are cases where the PWM pulse width of the output U/V/W phases (PWM output mode) of switch timing (just before/just after) is shortened.

Table 20.39 shows the input selection process and setting of associated OPSCR bits.



Register OPSCR		Selection of input phase sampling method	Synchronization input/output selection		
FB bit	ALIGN bit	(U/V/W-phase)	process (GPT_OPS internal node name)		
0	1	External Input at PWM Falling Edge Sampling (PCLKD synchronization + falling edge sample)	Input Phase Input U-Phase (gtu_sync) Input V-Phase (gtv_sync) Input W-Phase (gtv_sync)		
	0	External Input at PCLKD Synchronization Output (PCLKD synchronization + through mode)			
1	1	Software Settings at PWM Falling Edge Sampling (OPSCR.UF, VF, WF of falling edge sample)			
0		Software Setting Value Selection (= OPSCR.UF/VF/WF value) (= PCLKD synchronization)			

Table 20.39	Input selection processing method
-------------	-----------------------------------

20.3.11.2 Input Sampling

The OPSCR.U, V, W bits indicate the PCLKD sampling results of the input selected in the OPSCR.FB bit.

When OPSCR.FB bit is 0 and after synchronization with the GPT core clock (PCLKD) and noise filtering (optional), OPSCR.U, V, W bits indicate the sampling results of the external input. When OPSCR.FB bit is 1, OPSCR.U, V, W bits are the value (OPSCR.UF, VF, WF) of the soft setting.

20.3.11.3 Input Phase Decode

In the GPT_OPS control flow conceptual diagram shown in Figure 20.55, (3) enables the 6-phase signals by decoding the input phase selected in the OPSCR.FB bit.

Table 20.40 shows the decode table of input phase when OPSCR.RV bit is 0.

Input phase (U/V/W) (GPT_OPS internal node name)			6-phase enable {U/V/W (Up/Lo)} by decoding input phase (GPT_OPS internal node name)					
Input U- Phase	Input V- Phase	Input W- Phase	U-phase (Up)	U-phase (Lo)	V-phase (Up)	V-phase (Lo)	W-phase (Up)	W-phase (Lo)
(gtu_sync)	(gtv_sync)	(gtw_sync)	(gtuup_en)	(gtulo_en)	(gtvup_en)	(gtvlo_en)	(gtwup_en)	(gtwlo_en)
1	0	1	1	0	0	1	0	0
1	0	0	1	0	0	0	0	1
1	1	0	0	0	1	0	0	1
0	1	0	0	1	1	0	0	0
0	1	1	0	1	0	0	1	0
0	0	1	0	0	0	1	1	0
0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0

Table 20.40Decode table of input phase (OPSCR.RV = 0)

Table 20.41Decode table of input phase (OPSCR.RV = 1) (1 of 2)

Input phase (U/V/W) (GPT_OPS internal node name)			6-phase enable {U/V/W (Up/Lo)} by decoding input phase (GPT_OPS internal node name)					
Input U- Phase	Input V- Phase	Input W- Phase	U-phase (Up)	U-phase (Lo)	V-phase (Up)	V-phase (Lo)	W-phase (Up)	W-phase (Lo)
(gtu_sync)	(gtv_sync)	(gtw_sync)	(gtuup_en)	(gtulo_en)	(gtvup_en)	(gtvlo_en)	(gtwup_en)	(gtwlo_en)
1	0	1	0	1	1	0	0	0
1	0	0	0	1	0	0	1	0
1	1	0	0	0	0	1	1	0



Input phase (U/V/W) (GPT_OPS internal node name)			6-phase enable {U/V/W (Up/Lo)} by decoding input phase (GPT_OPS internal node name)					
Input U- Phase	Input V- Phase	Input W- Phase	U-phase (Up)	U-phase (Lo)	V-phase (Up)	V-phase (Lo)	W-phase (Up)	W-phase (Lo)
(gtu_sync)	(gtv_sync)	(gtw_sync)	(gtuup_en)	(gtulo_en)	(gtvup_en)	(gtvlo_en)	(gtwup_en)	(gtwlo_en)
0	1	0	1	0	0	1	0	0
0	1	1	1	0	0	0	0	1
0	0	1	0	0	1	0	0	1
0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0

Table 20.41 Decode table of input phase (OPSCR.RV = 1) (2 of 2)

20.3.11.4 Rotation Direction Control

In the GPT_OPS control flow conceptual diagram shown in Figure 20.55, (2) controls the direction of rotation of a 3-phase motor using the OPSCR.RV bit.

When the rotation direction is reverse (RV bit = 1), the input phase is inverted.

Table 20.42 shows the assigned output phases based on the OPSCR.RV bit setting (before and after rotation direction control).

Table 20.42 Rotation Direction Control Method

Reversal of	Output of Rotation Direction Control [U/V/W (Positive/Negative)]						
Using Output Phases as Specified in OPSCR Register	(GPT_OPS Intern	al Node Name afte	r Control)				
OPSCR.RV bit	(gtuup_ren)	(gtulo_ren)	(gtvup_ren)	(gtvlo_ren)	(gtwup_ren)	(gtwlo_ren)	
0	U-phase (Up) (gtuup_en)	U-phase (Lo) (gtulo_en)	V-phase (Up) (gtvup_en)	V-phase (Lo) (gtvlo_en)	W-phase (Up) (gtwup_en)	W-phase (Lo) (gtwlo_en)	
1	U-phase (Up) (gtuup_en)	U-phase (Lo) (gtulo_en)	W-phase (Up) (gtwup_en)	W-phase (Lo) (gtwlo_en)	V-phase (Up) (gtvup_en)	V-phase (Lo) (gtvlo_en)	

20.3.11.5 Output Selection Control

In the GPT_OPS control flow conceptual diagram in Figure 20.55, (4) represents the selection of the output waveform by setting the OPSCR register bit.

For output selection, the following bits are relevant:

- The OPSCR.EN bit controls whether to output the 6-phase output, or to stop
- The OPSCR.P and OPSCR.N bits can select from the level signal or PWM signal (chopper output) for the output phase
- The polarity of the output phase can be set to a positive logic or negative logic by the OPSCR. INV bit.

Table 20.43 and Table 20.44 show the output selection control method using the OPSCR register bit.

 Table 20.43
 Output selection control method (positive phase) (1 of 2)

Enable-phase output control	Positive-phase output (P) control	Invert-phase output control	Output port name (positive phase = up) (output selection internal node allocation)		
OPSCR.EN	OPSCR.P	OPSCR.INV	GTOUUP GTOVUP GTOWUP	Mode	
0	x	x	0	Output Stop (External pin: Hi-Z) GPT_OPS \rightarrow 0 output	



Enable-phase output control	Positive-phase output (P) control	Invert-phase output control	Output port name (positive phase = up) (output selection internal node allocation)		
OPSCR.EN	OPSCR.P	OPSCR.INV	GTOUUP GTOVUP GTOWUP	Mode	
1	0	0	Level signal (gtuup_ren) (gtvup_ren) (gtwup_ren)	Level Output Mode (Positive phase) (Positive logic)	
1	0	1	Level signal (~gtuup_ren) (~gtvup_ren) (~gtwup_ren)	Level Output Mode (Positive phase) (Negative logic)	
1	1	0	PWM signal (PWM & gtuup_ren) (PWM & gtvup_ren) (PWM & gtwup_ren)	PWM Output Mode (Positive phase) (Positive logic)	
1	1	1	PWM signal (~(PWM & gtuup_ren)) (~(PWM & gtvup_ren)) (~(PWM & gtwup_ren))	PWM Output Mode (Positive phase) (Negative logic)	

Table 20.43 Output selection control method (positive phase) (2 of 2)

Table 20.44 Output selection control method (neg	gative phase)
--	---------------

Enable-phase output control	Positive-phase output (N) control	Invert-phase output control	Output port name (negative phase = Lo) (output selection internal node allocation)		
OPSCR.EN	OPSCR.N	OPSCR.INV	GTOULO GTOVLO GTOWLO	Mode	
0	x	x	0	Output Stop (External pin: Hi-Z) GPT_OPS \rightarrow 0 output	
1	0	0	Level signal (gtulo_ren) (gtvlo_ren) (gtwlo_ren)	Level Output Mode (Negative phase) (Positive logic)	
1	0	1	Level signal (~gtulo_ren) (~gtvlo_ren) (~gtwlo_ren)	Level Output Mode (Negative phase) (Negative logic)	
1	1	0	PWM signal (PWM & gtulo_ren) (PWM & gtvlo_ren) (PWM & gtwlo_ren)	PWM Output Mode (Negative phase) (Positive logic)	
1	1	1	PWM signal (~(PWM & gtulo_ren)) (~(PWM & gtvlo_ren)) (~(PWM & gtwlo_ren))	PWM Output Mode (Negative phase) (Negative logic)	

20.3.11.6 Output Selection Control (Group Output Disable Function)

When OPSCR.GODF is 1 and the signal value selected by the OPSCR.GRP bit is high (output disable request), the group output-disable function asynchronously sets the output to Hi-Z. When an output-disable request is generated, the OPSCR.EN bit is cleared to 0. For the return, set the OPSCR.EN bit to 1 after clearing the output disable request by software.

To ensure output-disable control, use the POEG_GROUPn (n = A, B) interrupt to clear the flag in the POE or check that the OPSCR.EN bit is 0 and then clear the flag. For an example of the operation for group output disable control, see Figure 20.58.



20.3.11.7 Event Link Controller (ELC) Output

In the GPT_OPS control flow conceptual diagram shown in Figure 20.55, (5) outputs the Hall sensor input signal edge to the ELC.

The Hall sensor input edge signal is the logical OR of the rising and falling edge signals of each U-phase/V-phase/W-phase input sampled at PCLKD. That is, if the high period of each of the U-phase/V-phase/W-phase of the input phase is short in duration, the Hall sensor edge input signal is not output at that time.

When the OPSCR.FB bit is 0, the Hall sensor input edge signal is the logical OR of the edge signals of the external input phase sampled at PCLKD.

When OPSCR.FB bit is 1, the Hall sensor input edge signal is the logical OR of the edge of the soft setting (OPSCR.UF, VF, WF) sampled at PCLKD.

See Figure 20.56 to Figure 20.58 for examples of the output signal to the ELC.

20.3.11.8 GPT_OPS Start Operation Setting Flow

 Table 20.45
 Example setting of GPT_OPS start operation

No.	Step Name	Description
1	GPT164 operation mode setting	GPT164.GTIOC4A set the PWM output operation mode of the saw-wave or triangle-wave. For details, see section 20.3.3. PWM Output Operating Mode.
2	Counting of GPT164	Start the count operation of GPT164, and outputs a PWM waveform.
3	GPT_OPS input data set (only software setting is selected)	Set software setting to OPSCR.UF, VF, and WF bits.
4	Noise filter settings of GPT_OPS external input (only external input is selected)	When using a noise filter, set the sampling clock of the noise filter by OPSCR.NFCS[1:0] bits. Then the noise filter is enabled if OPSCR.NFEN = 1.
5	GPT_OPS input phase selection setting/input phase alignment setting	Select the input phase from the external input or software setting by OPSCR.FB bit. Select the alignment of the input phase by OPSCR.ALIGN bit.
6	Setting the GPT_OPS output phase	Set the level output/PWM output of the positive/negative phase output by OPSCR.P/OPSCR.N bit. Set the positive logic/negative logic of the output phase by OPSCR.INV bit. Set the rotation direction by OPSCR.RV bit
7	GPT_OPS setting the group output disable function	Set the selection of output disable source by OPSCR.GRP bit. Perform the setting of on/off of the group output disable function by OPSCR.GODF bit.
8	GPT_OPS Working	Setting the OPSCR.EN = 1 outputs the 6-phase output to drive the brushless DC motor from the GPT_OPS.

20.4 Interrupt Sources

20.4.1 Interrupt Sources

The GPT provides the following interrupt sources:

- GTCCR input capture/compare match
- GTCNT counter overflow (GTPR compare match)/underflow.

Each interrupt source has its own status flag. When an interrupt source signal is generated, the associated status flag in GTST is set to 1. The associated status flag in GTST can be cleared by writing 0. If flag set and flag clear occur at the same time, flag clear takes priority over flag set. These flags are automatically updated by the internal state. The Interrupt Controller Unit can change the relative channel priorities. However, the priority within a channel is fixed. For details, see section 12, Interrupt Controller Unit (ICU).

Table 20.46 lists the GPT interrupt sources.



Channel	Name	Interrupt source	Interrupt flag	DTC activation
n = 0 to 3	GPTn_CCMPA	GPT32n.GTCCRA input capture/compare match	GTST[0] (TCFA)	Possible
	GPTn_CCMPB	GPT32n.GTCCRB input capture/compare match	GTST[1] (TCFB)	Possible
	GPTn_CMPC	GPT32n.GTCCRC compare match	GTST[2] (TCFC)	Possible
	GPTn_CMPD	GPT32n.GTCCRD compare match	GTST[3] (TCFD)	Possible
	GPTn_OVF	GPT32n.GTCNT overflow (GPT32m.GTPR compare match)	GTST[6] (TCFPO)	Possible
	GPTn_UDF	GPT32n.GTCNT underflow	GTST[7] (TCFPU)	Possible
n = 4 to 9	GPTn_CCMPA	GPT16n.GTCCRA input capture/compare match	GTST[0] (TCFA)	Possible
	GPTn_CCMPB	GPT16n.GTCCRB input capture/compare match	GTST[1] (TCFB)	Possible
	GPTn_CMPC	GPT16n.GTCCRC compare match	GTST[2] (TCFC)	Possible
	GPTn_CMPD	GPT16n.GTCCRD compare match	GTST[3] (TCFD)	Possible
	GPTn_OVF	GPT16n.GTCNT overflow (GPT164.GTPR compare match)	GTST[6] (TCFPO)	Possible
	GPTn_UDF	GPT16n.GTCNT underflow	GTST[7] (TCFPU)	Possible

Table 20.46 Interrupt sources

(1) GPTn_CCMPA interrupt (n = 0 to 9)

An interrupt request is generated under the following conditions:

- When the GTCCRA register functions as a compare match register, the GTCNT counter value matches with the GTCCRA register
- When the GTCCRA register functions as an input capture register, the input-capture signal causes transfer of the GTCNT counter value to the GTCCRA register.

(2) GPTn_CCMPB interrupt (n = 0 to 9)

An interrupt request is generated under the following conditions:

- When the GTCCRB register functions as a compare match register, the GTCNT counter value matches with the GTCCRB register
- When the GTCCRB register functions as an input capture register, the input-capture signal causes transfer of the GTCNT counter value to the GTCCRB register.

(3) GPTn_CMPC interrupt (n = 0 to 9)

An interrupt request is generated under the following condition:

• When the GTCCRC register functions as a compare match register, the GTCNT counter value matches with the GTCCRC register.

A compare match is not performed and therefore, an interrupt is not requested in the following conditions:

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)
- GTBER.CCRA[1:0] = 01b, 10b, 11b (buffer operation with the GTCCRC register).

(4) GPTn_CMPD interrupt (n = 0 to 9)

An interrupt request is generated under the following condition:

• When the GTCCRD register functions as a compare match register, the GTCNT counter value matches with the GTCCRD register.

A compare match is not performed and therefore, an interrupt is not requested in the following conditions:

- GTCR.MD[2:0] = 001b (saw-wave one-shot pulse mode)
- GTCR.MD[2:0] = 110b (triangle-wave PWM mode 3)



• GTBER.CCRA[1:0] = 10b, 11b (buffer operation with the GTCCRD register).

(5) GPTn_OVF interrupt (n = 0 to 9)

An interrupt request is generated in the following conditions:

- In saw-wave mode, interrupt requests are enabled at overflows (when the GTCNT counter value changes from GTPR to 0 during up-counting)
- In triangle-wave mode, interrupt requests are enabled at crests (the GTCNT changes from GTPR to GTPR-1)
- In counting by hardware sources, an overflow (GTCNT changes from GTPR to 0 in up count) has occurred.

(6) GPTn_UDF interrupt (n = 0 to 9)

An interrupt request is generated in the following conditions.

- In saw-wave mode, interrupt requests are enabled at underflows (when the GTCNT counter value changes from 0 to GTPR during down-counting)
- In triangle-wave mode, interrupt requests are enabled at troughs (the GTCNT changes from 0 to 1)
- In counting by hardware sources, underflow (GTCNT changes from 0 to GTPR in down count) has occurred.

About Interrupt signals and interrupt status flags, see section 20.2.16. GTST : General PWM Timer Status Register.

20.4.2 DTC Activation

The DTC can be activated by the interrupt in each channel. For details, see section 12, Interrupt Controller Unit (ICU), and section 15, Data Transfer Controller (DTC).

20.5 Operations Linked by ELC

20.5.1 Event Signal Output to ELC

The GPT can perform operation linked with another module set in advance when its interrupt request signal is used as an event signal by the Event Link Controller (ELC).

The GPT has the following ELC event signals:

- Generation of compare match and input capture A interrupt (GPTn_CCMPA)
- Generation of compare match and input capture B interrupt (GPTn_CCMPB)
- Generation of compare match C interrupt (GPTn_CMPC)
- Generation of compare match D interrupt (GPTn_CMPD)
- Generation of overflow interrupt (GPTn_OVF)
- Generation of underflow interrupt (GPTn_UDF)

Note: n = 0 to 9

20.5.2 Event Signal Inputs from ELC

The GPT can perform the following operations in response to a maximum of 4 events from the ELC:

- Start counting, stop counting, clear counting
- Up-counting, down-counting
- Input capture.

See section 16, Event Link Controller (ELC) for the connection between the ELC and the event signal input.

20.6 Noise Filter Function

Each pin for use in input capture and Hall sensor input to the GPT is equipped with a noise filter. The noise filter samples input signals at the sampling clock and removes the pulses whose length is less than 3 sampling cycles.



The noise filter functionality includes enabling and disabling the noise filter for each pin and setting of the sampling clock for each channel.

Figure 20.59 shows the timing of noise filtering.



Figure 20.59 Timing of noise filtering

If noise filtering is enabled, the input capture operation or hall sensor input operation is performed on the edges of the noise filtered signal after a delay of (sampling interval \times 2 + PCLKD) at the shortest. This is due to the noise filtering for the input capture input or hall sensor input.

20.7 Protection Function

20.7.1 Write-Protection for Registers

To prevent registers from being accidentally modified, registers can be write-protected in channel units by setting GTWP.WP. Write-protection can be set for the following registers:

GTSSR, GTPSR, GTCSR, GTUPSR, GTDNSR, GTICASR, GTICBSR, GTCR, GTUDDTYC, GTIOR, GTINTAD, GTST, GTBER, GTCNT, GTCCRA, GTCCRB, GTCCRC, GTCCRD, GTCCRE, GTCCRF, GTPR, GTPBR, GTDTCR, GTDVU.

Protection using the GTWP register is only for write operations by the CPU. This protection does not cover updates to registers that occur in association with CPU writes.

20.7.2 Disabling of Buffer Operation

If the timing of the buffer register write is delayed relative to the timing for the buffer transfer, buffer operation can be suspended with the GTBER.BD[1] and BD[0] bits settings. Specifically, buffer transfer can be temporarily disabled even though a buffer transfer condition is generated during buffer register write, by setting the BD[1] and BD[0] bits to 1 (buffer operation disabled) before buffer register write, and setting the bits to 0 (buffer operation enabled) after completion of writing to all the buffer registers.

Figure 20.60 shows an example of operation for disabling buffer operation.





20.7.3 GTIOCnm Pin Output Negate Control (n = 0 to 9, m = A, B)

For protection from system failure, the output disable control that changes the GTIOCnm pin output value forcibly is provided for GTIOCnm pin output by the request of output disable from POEG. Output protection is required when the same output level being on the GTIOCnA and GTIOCnB pins is detected. GPT detects this condition and generates output disable requests to POEG according to the setting of the output disable request permission bits, such as GTINTAD.GRPABH, GTINTAD.GRPABL. After the POEG performs the logical OR of the output disable request from each channel and the output disable request from the external input, the POEG generates output disable requests to GPT.

One output disable signal (representing the shared output disable request signal of the GTIOCnA pin and the GTIOCnB pin) out of 2 output disable requests generated by the POEG is selected by setting GTINTAD.GRP[1:0]. The status of the selected disable output request is monitored by reading the GTST.ODF bit. The output level during output disable is set based on the GTIOCnADF[1:0] bits for the GTIOCnA pin and the GTIOR.OBDF[1:0] setting for the GTIOCnB pin.

The change to the output disable state is performed asynchronously by generating the output disable request from the POEG. The release of the output disable state is performed at end of cycle by terminating the output disable request. It is after 3 PCLKD at shortest when the output disable condition is released after the output disable request becomes no longer satisfied. To reliably control output disabling, clear the flag of POEG for which the condition for the request to disable the output is no longer satisfied after 4 cycles of PCLKD.

When event count is performed or when the output disable state should be released immediately without waiting for end of cycle, GTIOR.OADF[1:0] should be set to 00b (for GTIOCnA pin) or GTIOR.OBDF[1:0] should be set to 00b (for the GTIOCnB pin).





Figure 20.61 shows an example of the GTIOCnm pin output disable control operation. (n = 0 to 9, m = A, B)

Figure 20.61 Example of GTIOCnm pin output disable control operation in saw-wave up-counting, buffer operation, active level 1, high output at GTCCRA compare match, low output at cycle end, and low output at output disable (n = 0 to 9, m = A, B)

20.8 Initialization Method of Output Pins

20.8.1 Pin Settings after Reset

The GPT registers are initialized at a reset. Start counting after selecting the port pin function with the PmnPFS register, setting GTIOR.OAE and GTIOR.OBE bits, and outputting the GPT function to external pins.





Figure 20.62 Example of pin settings after reset

20.8.2 Pin Initialization Due to Error during Operation

If an error occurs during GPT operation, the following four types of pin control can be performed before pin initialization:

- Set the OAHLD and OBHLD bits in GTIOR to 1 and retain the outputs at count stop
- Set the OAHLD and OBHLD bits in GTIOR to 0, specify arbitrary output values at OADFLT and OBDFLT in GTIOR, and output the arbitrary values at count stop
- Set the pin to output an arbitrary value as a general output port by setting the PDR, PODR registers and PmnPFS.PMR bit of the I/O port in advance. Set the OAE and OBE bits in GTIOR to 0, and the control bit associated with the pin in the PMR to 0 to allow arbitrary values to be output from the pin set as a general output port when an error occurs.
- Drive the output to a high impedance state using the POEG function.

If the automatic dead time setting is made, clear the GTDTCR.TDE bit to 0 after counting stops. When counting stops, only the values of registers that are changed by a GPT external source change. If counting is resumed, operation continues from where it stopped. If counting is stopped, the registers must be initialized before counting starts.

20.9 Usage Notes

20.9.1 Module-Stop Function Setting

The Module Stop Control Register can enable or disable GPT operation. The GPT is initially stopped after a reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

20.9.2 GTCCRn Settings during Compare Match Operation (n = A to F)

(1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy all of the following conditions:

- GTDVU < GTCCRA
- 0 < GTCCRA < GTPR



(2) When automatic dead time setting is not made in triangle-wave PWM mode

The GTCCRA register must be set within the range of 0 < GTCCRA < GTPR. If GTCCRA = 0 or GTCCRA = GTPR is set, a compare match occurs within the cycle only when GTCCRA = 0 or GTCCRA = GTPR is satisfied. When GTCCRA > GTPR, no compare match occurs.

Similarly, GTCCRB must be set within the range of 0 < GTCCRB < GTPR. If GTCCRB = 0 or GTCCRB = GTPR is set, a compare match occurs within the cycle only when GTCCRB is 0 or GTCCRB = GTPR is satisfied. When GTCCRB > GTPR, no compare match occurs.

(3) When automatic dead time setting is made in saw-wave one-shot pulse mode

The GTCCRC and GTCCRD registers must be set to satisfy the following restrictions. If the restrictions are not satisfied, the correct output waveforms with secured dead time may not be obtained.

- In up-counting: GTCCRC < GTCCRD, GTCCRC > GTDVU, GTCCRD < GTPR GTDVU
- In down-counting: GTCCRC > GTCCRD, GTCCRC < GTPR GTDVU, GTCCRD > GTDVU

(4) When automatic dead time setting is not made in saw-wave one-shot pulse mode

The GTCCRC and GTCCRD registers must be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRC < GTCCRD < GTPR
- In down-counting: GTPR > GTCCRC > GTCCRD > 0

Similarly, GTCCRE and GTCCRF must be set to satisfy the following restrictions. If the restrictions are not satisfied, two compare matches do not occur and pulse output cannot be performed.

- In up-counting: 0 < GTCCRE < GTCCRF < GTPR
- In down-counting: GTPR > GTCCRE > GTCCRF > 0.

(5) In saw-wave PWM mode

The GTCCRA register must be set with the range of 0 < GTCCRA < GTPR. If GTCCRA = 0 or GTCCRA = GTPR is set, a compare match occurs within the cycle only when GTCCRA = 0 or GTCCRA = GTPR is satisfied. If GTCCRA > GTPR is set, no compare match occurs.

Similarly, GTCCRB must be set with the range of 0 < GTCCRB < GTPR. If GTCCRB = 0 or GTCCRB = GTPR is set, a compare match occurs within the cycle only when GTCCRB = 0 or GTCCRB = GTPR is satisfied. If GTCCRB > GTPR is set, no compare match occurs.

20.9.3 Setting Range for GTCNT Counter

The GTCNT counter register must be set with the range of $0 \le \text{GTCNT} \le \text{GTPR}$.

20.9.4 Starting and Stopping the GTCNT Counter

The control timing of starting and stopping the GTCNT counter by the GTCR.CST bit synchronizes the count clock that is selected in GTCR.TPCS[2:0]. When GTCR.CST is updated, the GTCNT counter starts/stops after a count clock that is selected in GTCR.TPCS[2:0]. Therefore, an event generated before the GTCNT counter actually starts is ignored, resulting in situations in which an event is accepted or an interrupt occurs after GTCR.CST is set to 0.

20.9.5 Priority Order of Each Event

(1) GTCNT register

Table 20.47 shows a priority order of events updating the GTCNT register.



Table 20.47 Priority order of sources updating GTCNT

Source updating GTCNT	Priority order
Writing by CPU (writing to GTCNT/GTCLR)	High
Clear by hardware sources set in GTCSR	<u>↑</u>
Count up or down by hardware sources set in GTUPSR/GTDNSR	<u>↑</u>
Count operation	Low

If up-counting and down-counting by hardware sources occur at the same time, the GTCNT counter value does not change. When there is a conflict between updating the GTCNT register and reading by the CPU, pre-update data is read.

(2) GTCR.CST bit

When there is a conflict between starting/stopping by hardware sources set in the GTSSR/GTPSR registers and writing by the CPU (writing to GTCR/GTSTR/GTSTP registers), the writing by CPU has priority over the starting/stopping by hardware sources.

When there is a conflict between starting by hardware sources set in the GTSSR register and stopping by hardware sources set in GTPSR register, the GTCR.CST bit value does not change. When there is a conflict between updating the GTCR.CST bit and reading by the CPU (reading from GTCR/GTSTR/GTSTP registers), pre-update data is read.

(3) GTCCRm registers (m = A to F)

When there is a conflict between input capture/buffer transfer operation and writing to the GTCCRm registers, the writing to GTCCRm registers has priority over input capture/buffer transfer operation. When there is a conflict between input capture and writing to the counter register by the CPU or updating the counter register by hardware sources, the pre-update counter value is captured. When there is a conflict between updating the GTCCRm registers and reading by the CPU, pre-update data is read.

(4) GTPR register

When there is a conflict between buffer transfer operation and writing to the GTPR register, writing to GTPR register has priority over buffer transfer operation. When there is a conflict between updating GTPR register and reading by the CPU, pre-update data is read.



21. Low Power Asynchronous General Purpose Timer (AGT)

21.1 Overview

The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.

Table 21.1 lists the AGT specifications, Figure 21.1 shows a block diagram, and Table 21.2 lists the I/O pins.

Table 21.1	AGT specifications
	AOT specifications

Parameter		Description							
Operating modes	Timer mode	The count source is counted							
	Pulse output mode	The count source is counted and the output is inverted at each timer underflow							
	Event counter mode	An external event is counted							
	Pulse width measurement mode	An external pulse width is measured							
	Pulse period measurement mode	An external pulse period is measured							
Number of Channels		16 bits × 2 channels (AGTn (n = 0, 1))							
Count source (operating	Timer mode	PCLKB, PCLKB/2, PCLKB/8, AGTLCLK/d, AGTSCLK/d (d = 1, 2, 4, 8, 16, 32, 64,							
clock) ^{*2}	Pulse output mode	or 128), or underflow signal of AGT0 selectable. ^{*1}							
	Pulse width measurement mode								
	Pulse period measurement mode								
	Event counting mode	External event input							
Interrupt and Event Link fu	Inction	 Underflow event signal or measurement complete event signal When the counter underflows When the measurement of the active width of the external input pin (AGTIOn) completes in pulse width measurement mode When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode. Compare match A event signal When the values of AGT register and AGTCMA register matched (compare match A function enabled). Compare match B event signal When the values of AGT and AGTCMB registers matched (compare match B function enabled). Return from Software Standby mode can be performed with AGTn_AGTI, AGTn_AGTCMAI, or AGTn_AGTCMBI (n = 1)*3 							
Selectable functions		 Compare match function One or two of the AGT Compare Match A register and AGT Compare Match B register is selectable. 							

Note 1. AGT0 cannot use underflow signal. AGT1 connects directly with the underflow event signal from the AGT0 timer.

Note 2. Satisfy the frequency of the peripheral module clock (PCLKB) \geq the frequency of the count source clock.

Note 3. For details, see section 10, Low Power Modes.



RA2L1 User's Manual



Figure 21.1 AGT block diagram

Table 21.2 AGT I/O pins

Pin name	I/O	Function		
AGTEEn	Input	External event input enable for AGT		
AGTIOn Input/output External event input and pulse output for AGT				
AGTOn	Output	Pulse output for AGT		
AGTOAn	Output	Compare match A output for AGT		
AGTOBn	Output	Compare match B output for AGT		

Note: Channel number: n = 0, 1

Note: P402, P403 can only be used as input.



21.2 Register Descriptions

21.2.1 AGT : AGT Counter Register

Base address: AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1)

Offset address: 0x00

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
15:0	n/a	16-bit counter and reload register Setting range : 0x0000 to 0xFFFF	R/W

AGTn.AGT is a 16-bit register. The write value is written to the reload register and the read value is read from the counter.

The states of the reload register and the counter change according to the TSTART bit in the AGTCR register and TCMEA/ TCMEB bit in the AGTCMSR register. For details, see section 21.3.1. Reload Register and Counter Rewrite Operation.

When 1 is written to the TSTOP bit in the AGTCR register, AGT counter is forcibly stopped and set to 0xFFFF.

When the TCK[2:0] bits setting in the AGTMR1 register are a value other than 001b (PCLKB/8) or 011b (PCLKB/2), if the AGT register is set to 0x0000, a request signal to the ICU, the DTC, and the ELC is generated once immediately after the count starts. The AGTOn, AGTIOn pin output are toggled.

When the AGT register is set to 0x0000 in event counter mode, regardless of the value of TCK[2:0] bits, a request signal to the ICU, the DTC, and the ELC is generated once immediately after the count starts.

In addition, the AGTOn pin output is toggled even during a period other than the specified count period. When the AGT register is set to 0x0001 or more, a request signal is generated each time AGT underflows.

21.2.2 AGTCMA : AGT Compare Match A Register

Base address: AGTn = $0x4008_4000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x02

١

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit field:																	
/alue after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit	Symbol	Function	R/W
15:0	n/a	16-bit compare match A data is stored. ^{*1} Setting range : 0x0000 to 0xFFFF	R/W

Note 1. Set the AGTCMA register to 0xFFFF when compare match A is not used.

The AGTCMA register is a read/write register to set a value for compare match with the AGT counter. The states of the reload register and compare register A change according to the TSTART bit in the AGTCR register. For details, see section 21.3.2. Reload Register and AGT Compare Match A/B Register Rewrite Operation.



21.2.3 AGTCMB : AGT Compare Match B Register

```
Base address: AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1)
Offset address: 0x04
    Bit position:
                    15
                            14
                                     13
                                             12
                                                      11
                                                               10
                                                                        9
                                                                                 8
                                                                                         7
                                                                                                  6
                                                                                                           5
                                                                                                                    4
                                                                                                                            3
                                                                                                                                     2
                                                                                                                                              1
                                                                                                                                                       0
        Bit field:
Value after reset:
                             1
                                                                                                           1
                                                                                                                    1
                                                                                                                                              1
                    1
                                      1
                                              1
                                                       1
                                                                1
                                                                        1
                                                                                 1
                                                                                          1
                                                                                                  1
                                                                                                                            1
                                                                                                                                     1
                                                                                                                                                       1
```

Bit	Symbol	Function	R/W
15:0	n/a	16-bit compare match B data is stored. ^{*1} Setting range : 0x0000 to 0xFFFF	R/W

Note 1. Set the AGTCMB register to 0xFFFF when compare match B is not used.

The AGTCMB register is a read/write register to set a value for compare match with the AGT counter. The states of the reload register and compare register B change according to the TSTART bit in the AGTCR register. For details, see section 21.3.2. Reload Register and AGT Compare Match A/B Register Rewrite Operation.

21.2.4 AGTCR : AGT Control Register

Base address: AGTn = $0x4008_4000 + 0x0100 \times n (n = 0, 1)$

Offset address: 0x08

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TCMB F	TCMA F	TUND F	TEDG F	_	TSTO P	TCST F	TSTA RT
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TSTART	AGT Count Start ^{*2}	R/W
		0: Count stops 1: Count starts	
1	TCSTF	AGT Count Status Flag ^{*2}	R
		0: Count stopped 1: Count in progress	
2	TSTOP	AGT Count Forced Stop ^{*1}	w
		0: Writing is invalid 1: The count is forcibly stopped	
3	—	This bit is read as 0. The write value should be 0.	R/W
4	TEDGF	Active Edge Judgment Flag	R/(W)*3
		0: No active edge received 1: Active edge received	
5	TUNDF	Underflow Flag	R/(W)*3
		0: No underflow 1: Underflow	
6	TCMAF	Compare Match A Flag	R/(W) ^{*3}
		0: No match 1: Match	
7	TCMBF	Compare Match B Flag	R/(W) ^{*3}
		0: No match 1: Match	

Note 1. When 1 (count is forcibly stopped) is written to the TSTOP bit, the TSTART bit and TCSTF flag are initialized at the same time. The pulse output level is also initialized. The read value is 0.

Note 2. For information on using the TSTART bit and TCSTF flag, see section 21.4.1. Count Operation Start and Stop Control.

Note 3. Only 0 can be written to clear the flag.



TSTART bit (AGT Count Start)

The count operation is started by writing 1 to the TSTART bit and stopped by writing 0. When the TSTART bit is set to 1 (count starts), the TCSTF flag is set to 1 (count in progress) in synchronization with the count source. Also, after 0 is written to the TSTART bit, the TCSTF flag is set to 0 (count stops) in synchronization with the count source. For details, see section 21.4.1. Count Operation Start and Stop Control.

TCSTF flag (AGT Count Status Flag)

The TCSTF flag indicates the AGT count status.

[Setting condition]

• When 1 is written to the TSTART bit (the TCSTF flag is set to 1 in synchronization with the count source).

[Clearing conditions]

- When 0 is written to the TSTART bit (the TCSTF flag is set to 0 in synchronization with the count source)
- When 1 is written to the TSTOP bit.

TSTOP bit (AGT Count Forced Stop)

When 1 is written to the TSTOP bit, the count is forcibly stopped. The read value is 0.

TEDGF flag (Active Edge Judgment Flag)

The TEDGF flag indicates that an active edge was detected.

[Setting condition]

- When the measurement of the active width of the external input pin (AGTIOn) is complete in pulse width measurement mode
- When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode.

[Clearing condition]

• When 0 is written to this flag by software.

TUNDF flag (Underflow Flag)

The TUNDF flag indicates that the counter underflowed.

[Setting condition]

• When the counter underflows.

[Clearing condition]

• When 0 is written to this flag by software.

TCMAF flag (Compare Match A Flag)

The TCMAF flag indicates that compare match A was detected.

[Setting condition]

• When the value in the AGT register matches the value in the AGTCMA register.

[Clearing condition]

• When 0 is written to this flag by software.

TCMBF flag (Compare Match B Flag)

The TCMBF flag indicates that compare match B was detected.

[Setting condition]

• When the value in the AGT register matches the value in the AGTCMB register.

[Clearing condition]

• When 0 is written to this flag by software.


21.2.5 AGTMR1 : AGT Mode Register 1

Base address: AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1) Offset address: 0x09

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	TCK[2:0]			TEDG PL		TMOD[2:0]]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
2:0	TMOD[2:0]	Operating Mode ^{*3} 0 0 0: Timer mode 0 0 1: Pulse output mode 0 1 0: Event counter mode 0 1 1: Pulse width measurement mode 1 0 0: Pulse period measurement mode Others: Setting prohibited	R/W
3	TEDGPL	Edge Polarity ^{*4} 0: Single-edge 1: Both-edge	R/W
6:4	ТСК[2:0]	Count Source ^{*1 *2 *5 *7} 0 0 0: PCLKB 0 0 1: PCLKB/8 0 1 1: PCLKB/2 1 0 0: Divided clock AGTLCLK specified by CKS[2:0] bits in the AGTMR2 register 1 0 1: Underflow event signal from AGT0 ^{*6} 1 1 0: Divided clock AGTSCLK specified by CKS[2:0] bits in the AGTMR2 register Others: Setting prohibited	R/W
7	_	This bit is read as 0. The write value should be 0.	R/W

Note: Write access to the AGTMR1 register initializes the output from the AGTOn, AGTIOn, AGTOAn, and AGTOBn pins. For details on the output level at initialization, see section 21.2.7. AGTIOC : AGT I/O Control Register.

Note 1. When event counter mode is selected, the external input pin (AGTIOn) is selected as the count source regardless of the setting of TCK[2:0] bits.

Note 2. Do not switch count sources during count operation. Only switch count sources when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).

Note 3. The operating mode can only be changed when the count is stopped while both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count is stopped). Do not change the operating mode during count operation.

Note 4. The TEDGPL bit is enabled only in event counter mode.

Note 5. To run AGT in Software Standby mode, Snooze mode, select AGTLCLK or AGTSCLK (TCK[2:0] = 100b, 110b).

Note 6. AGT0 cannot use AGT0 underflow (setting prohibited). AGT1 uses the AGT0 underflow.

Note 7. Do not change the TCK[2:0] bits when the CKS[2:0] bits in the AGTMR2 register is not 000b. First, change the CKS[2:0] bits in the AGTMR2 register to 000b. Then change the TCK[2:0] bits and wait for one cycle of the count source.

21.2.6 AGTMR2 : AGT Mode Register 2

Base address: AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1)

Offset address:	0x0A							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	LPM	_		_	_		CKS[2:0]	
Value after reset:	0	0	0	0	0	0	0	0



Bit	Symbol	Function	R/W
2:0	CKS[2:0]	AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio*1 *2 *3	R/W
		0 0 0: 1/1	
		0 0 1: 1/2	
		0 1 0: 1/4	
		0 1 1: 1/8	
		1 0 0: 1/16	
		1 0 1: 1/32	
		1 1 0: 1/64	
		1 1 1: 1/128	
6:3	—	These bits are read as 0. The write value should be 0.	R/W
7	LPM	Low Power Mode	R/W
		0: Normal mode	
		1: Low power mode	

Note 1. Do not rewrite the CKS[2:0] bits during count operation. Only rewrite the CKS[2:0] bits when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).

Note 2. When count source is AGTLCLK or AGTSCLK, the switch of CKS[2:0] bits is valid.

Note 3. Do not switch the TCK[2:0] bits in the AGTMR1 register when CKS[2:0] bits are not 000b. Switch the TCK[2:0] bits in the AGTMR1 register after CKS[2:0] bits are set to 000b, and wait for 1 cycle of the count source.

CKS[2:0] bit (AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio)

CKS[2:0] bits select the Count Source Clock Frequency Division Ratio for AGTLCLK or AGTSCLK.

LPM bit (Low Power Mode)

The LPM bit sets the low power operation, which impacts access to certain AGT registers. Set this bit to 1 to operate in low power.

When this bit is 1, access to the following registers is prohibited:

• AGT/AGTCMA/AGTCMB/AGTCR.

After this bit is switched from 1 to 0, the first access to the register is constrained as follows:

- When reading from the AGT register, read AGT register twice. Only the second reading of data is valid.
- When writing to the AGT, AGTCMA, AGTCMB, and AGTCR register, allow at least 2 cycles of the count source clock when writing to the register.
- When confirm the value written to the AGT, AGTCMA, AGTCMB, and AGTCR registers.
 - When the count operation is stopped; after writing data, it can be read in the next cycle.
 - When the count operation is operating; after writing data, it can be read 4 cycles after the count source clock.

Figure 21.2 shows the flow of how to write LPM bit





Figure 21.2 LPM how to write flow chart

21.2.7 AGTIOC : AGT I/O Control Register

Base address: AGTn = $0x4008_4000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x0C

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TIOG	TIOGT[1:0]		TIPF[1:0]		TOE	_	TEDG SEL
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TEDGSEL	I/O Polarity Switch Function varies depending on the operating mode (see Table 21.3 and Table 21.4).	R/W
1	—	This bit is read as 0. The write value should be 0.	R/W
2	TOE	AGTOn pin Output Enable 0: AGTOn pin output disabled 1: AGTOn pin output enabled	R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
5:4	TIPF[1:0]	Input Filter ^{*3} These bits specifies the sampling frequency of the filter for the AGTIOn input. If the input to the AGTIOn pin is sampled and the value matches three successive times, that value is taken as the input value.	R/W
		 0 0: No filter 0 1: Filter sampled at PCLKB 1 0: Filter sampled at PCLKB/8 1 1: Filter sampled at PCLKB/32 	
7:6	TIOGT[1:0]	Count Control*1 *2 0 0: Event is always counted 0 1: Event is counted during polarity period specified for AGTEEn pin	R/W
		Others: Setting prohibited	

Note 1. When AGTEEn pin is used, the polarity to count an event can be selected with the EEPS bit in the AGTISR register.

Note 2. TIOGT[1:0] bits are enabled only in event counter mode.

Note 3. When event counter mode operation is performed during Software Standby mode, the digital filter function cannot be used.

TEDGSEL bit (I/O Polarity Switch)

The TEDGSEL bit switches the AGTOn pin output polarity and the AGTIOn pin input/output edge and polarity.



In pulse output mode, it only controls polarity of the AGTOn pin output and AGTIOn pin output. AGTOn pin output and AGTIOn pin output are initialized when the AGTMR1 register is written or the TSTOP bit in the AGTCR register is written with 1.

TOE bit (AGTOn pin Output Enable)

The TOE bit selects whether the AGTOn pin output is disabled or enabled.

TIPF[1:0] bits (Input Filter)

The TIPF[1:0] bits specify the sampling frequency of the AGTIOn pin input filter. When the input to the AGTIOn pin is sampled and the values match three times in succession, the value is regarded as the input value.

TIOGT[1:0] bits (Count Control)

The TIOGT[1:0] bits control the event count.

Table 21.3	AGTIOn pin I/O edge and polarity switching
------------	--

Operating mode	Function
Timer mode	Not used
Pulse output mode	0: Output is started at high (initialization level: high) i.e. inverted output 1: Output is started at low (initialization level: low). i.e. normal output
Event counter mode	0: Count on rising edge 1: Count on falling edge.
Pulse width measurement mode	0: Low-level width is measured 1: High-level width is measured.
Pulse period measurement mode	0: Measure from one rising edge to the next rising edge 1: Measure from one falling edge to the next falling edge.

Table 21.4 AGTOn pin output polarity switching

Operating mode	Function
All modes	0: Output is started at low (initial level: low): Normal output 1: Output is started at high (initial level: high): Inverted output

21.2.8 AGTISR : AGT Event Pin Select Register

Base address:	AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1)
Offset address:	0x0D

Bit position 0 6 5 3 2 Bit field: _ EEPS Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
1:0	—	These bits are read as 0. The write value should be 0.	R/W
2	EEPS	AGTEEn Polarity Selection 0: An event is counted during the low-level period 1: An event is counted during the high-level period	R/W
7:3	—	These bits are read as 0. The write value should be 0.	R/W

EEPS bit (AGTEEn Polarity Selection)

The EEPS bit selects the polarity of events to be counted.



21.2.9 AGTCMSR : AGT Compare Match Function Select Register

Base address: AGTn = $0x4008_4000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x0E

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	_	TOPO LB	TOEB	TCME B	_	TOPO LA	TOEA	TCME A	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	TCMEA	AGT Compare Match A Register Enable ^{*1 *2}	R/W
		0: AGT Compare match A register disabled1: AGT Compare match A register enabled	
1	TOEA	AGTOAn Pin Output Enable ^{*1 *2}	R/W
		0: AGTOAn pin output disabled1: AGTOAn pin output enabled	
2	TOPOLA	AGTOAn Pin Polarity Select ^{*1 *2}	R/W
		 0: AGTOAn pin output is started on low. i.e. normal output 1: AGTOAn pin output is started on high. i.e. inverted output 	
3	_	This bit is read as 0. The write value should be 0.	R/W
4	TCMEB	AGT Compare Match B Register Enable ^{*1 *2}	R/W
		0: Compare match B register disabled1: Compare match B register enabled	
5	ТОЕВ	AGTOBn Pin Output Enable ^{*1 *2}	R/W
		0: AGTOBn pin output disabled1: AGTOBn pin output enabled	
6	TOPOLB	AGTOBn Pin Polarity Select ^{*1 *2}	R/W
		 0: AGTOBn pin output is started on low. i.e. normal output 1: AGTOBn pin output is started on high. i.e. inverted output 	
7	_	This bit is read as 0. The write value should be 0.	R/W

Note 1. Do not rewrite the AGTCMSR register during a count operation. Only rewrite the AGTCMSR register when both the TSTART bit and TCSTF flag in the AGTCR register are set to 0 (count stops).

Note 2. Do not set 1 when in pulse width measurement mode or pulse period measurement mode.

21.2.10 AGTIOSEL : AGT Pin Select Register

Base address: AGTn = 0x4008_4000 + 0x0100 × n (n = 0, 1)

Offset address: 0x0F

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	TIES	—	_	SEL	[1:0]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	SEL[1:0]	AGTIOn Pin Select ^{*1}	R/W
		 0 0: Select the AGTIOn except for the following pins 0 1: Setting prohibited 1 0: Select the P402/AGTIOn P402/AGTIOn as input only. It cannot be used for output. 1 1: Select the P403/AGTIOn P403/AGTIOn as input only. It cannot be used for output. 	
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	TIES	AGTIOn Pin Input Enable 0: External event input is disabled during Software Standby mode 1: External event input is enabled during Software Standby mode	R/W



Bit	Symbol	Function	R/W
7:5	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. You must set the Pin Function Select Register. See section 17, I/O Ports.

The AGTIOSEL register sets the AGTIOn pin when using the AGTIOn pin in Software Standby mode.

SEL[1:0] bits (AGTIOn Pin Select)

The SEL[1:0] bits select the AGTIOn pin function.

TIES bit (AGTIOn Pin Input Enable)

The TIES bit enables or disables an external event input.

21.3 Operation

21.3.1 Reload Register and Counter Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and the counter differs depending on the value of the TSTART bit in the AGTCR register and of the TCMEA or TCMEB bit in the AGTCMSR register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register and the counter. When the TSTART bit is 1 (count starts) and the TCMEA bit and TCMEB bit are 0 (AGT compare match A/B register are invalid), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the next count source. When the TSTART bit is 1 (count starts) and the TCMEB bit is 1 (AGT compare match A register or compare match B register is valid), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the count source, and then to the reload register in synchronization with the count source, and then to the counter in synchronization with the count source.

Figure 21.3 and Figure 21.4 show the timing of rewrite operation with TSTART bit value and TCMEA/TCMEB bit value.





match A register and AGT compare match B register is invalid





Figure 21.4 Timing of rewrite operation with TSTART bit value and TCMEA or TCMEB bit value when AGT compare match A register or AGT compare match B register is valid

21.3.2 Reload Register and AGT Compare Match A/B Register Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and AGT compare register A/B depends on the value of the TSTART bit in the AGTCR register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register and AGT compare register A/B. When the TSTART bit is 1 (count starts), the value is written to the reload register in synchronization with the count source, and then to the compare register in synchronization with the underflow of the counter.

Figure 21.5 shows the timing of rewrite operation with TSTART bit value for compare register A. AGT Compare register B is of the same timing as AGT compare register A.





21.3.3 Timer Mode

In this mode, the AGT counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register. In timer mode, the count value is decremented by 1 on each rising edge of the count source. When the count value reaches 0x0000 and the next count source is input, an underflow occurs and an interrupt request is generated.

Figure 21.6 shows the operation example in timer mode.





Figure 21.6 Operation example in timer mode

21.3.4 Pulse Output Mode

In pulse output mode, the counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register, and the output level of the AGTIOn and AGTOn pins inverted each time an underflow occurs.

In pulse output mode, the count value is decremented by 1 on each rising edge of the count source. When the count value reaches 0x0000 and the next count source is input, an underflow occurs and an interrupt request is generated. In addition, a pulse can be output from the AGTIOn and AGTOn pins. The output level is inverted each time an underflow occurs. The pulse output from the AGTOn pin can be stopped with the TOE bit in the AGTIOC register. The output level can be selected with the TEDGSEL bit in the AGTIOC register.

Figure 21.7 shows the operation example in pulse output mode.





21.3.5 Event Counter Mode

In event counter mode, the counter is decremented by an external event signal (count source) input to the AGTIOn pin. Various periods for counting events can be set with the TIOGT[1:0] bits in the AGTIOC register and AGTISR registers. In addition, the filter function for the AGTIOn pin input can be specified with bits TIPF[1:0] in the AGTIOC register. The output from the AGTOn pin can be toggled even in event counter mode.

Figure 21.8 shows the operation example in event counter mode.



TMOD[2:0] bits in				010b			
AGTMR1 register				0100			
	Event	is counted at ris	sing edge				
AGTIOC register				0x00			
TSTART bit in AGTCR register _		Event inp	ut is started			ç	 Event input is complete
AGTIOn pin event input _					П	ŗĽ]
AGT counter	А	A - 1 A	- 2		0	A	A - 1
TUNDF bit in AGTCR register	Cou	unter initial valu	e is set				
							Set to 0 with software

Figure 21.8 Operation example 1 in event counter mode

Figure 21.9 shows an operation example for counting during the specified period in event counter mode (TIOGT[1:0] bits in the AGTIOC register are set to 01b).

Timing example when the settin AGTMR1 register: TMOD[2:0 AGTIOC register: TIOGT[1:0] TIPF[1:0] = TEDGSEL AGTISR register: EEPS = 1 (ng of opera)] = 010b (v] = 01b (ev : 00b (no fi = 1 (count high-level	tting mode is as for event counter morent is counted du Iter) at rising edge) period is counted	טווסשיג : de) וויוומן specified period f	for external	interrupt	bin)						
TSTART bit in AGTCR register			Event input starts									_
Event input to AGTIOn pin					$\prod_{i=1}^{n}$							Γ
AGTEEn pin					\sim							_
- AGT counter			A	A - 1	A - 2		A - 3	A - 4	A - 5	A - 6	A - 7	Γ
The c	ecounter ini	tial value is set										
Note 1. To control synchror possible that the co the sampling clock. Note 2. Count operation ca previous state befo To disable the cour initialize the interna	nizatior ount sta n be p ore the nt for 2 al circui	n, there is a art timing is erformed fo count stops cycles imm it, and then	delay of 2 cyc shifted by 1 cy r 2 cycles of th diately after t complete the d	tles of ti ycle bed ne coun the cou operatio	ne cou cause t sourc nt start on setti	nt source of the pha e immedi s, write 1 ngs befor	until the count on the difference be intely after the of to the TSTOP b re starting the co	operation otween ount st pit in th punt op	on is a the A arts, d e AGT eration	ffected GTEEr epend CR reg n.	l. It is a n pin a ing on gister t	also nd the co
Figure 21.9 Operation e	xamp	le 2 in eve	ent counter	mode								

21.3.6 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the AGTIOn pin is measured. When the level specified by the TEDGSEL bit in the AGTIOC register is input to the AGTIOn pin, the counter is decremented by the



count source selected with the TCK[2:0] bits in the AGTMR1 register. When the specified level on the AGTIOn pin ends, the counter is stopped, the TEDGF flag in the AGTCR register is set to 1 (active edge received), and an interrupt request is generated. The measurement of pulse width data is performed by reading the count value while the counter is stopped. Also, when the counter underflows during measurement, the TUNDF flag in the AGTCR register is set to 1 and an interrupt request is generated.

Figure 21.10 shows the operation example in pulse width measurement mode.



Figure 21.10 Operation example in pulse width measurement mode

21.3.7 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the AGTIOn pin is measured. The counter is decremented by the count source selected with TCK[2:0] bits in the AGTMR1 register. When a pulse with the period specified by the TEDGSEL bit in the AGTIOC register is input to the AGTIOn pin, the count value is transferred to the read-out buffer on the rising edge of the count source. The value in the reload register is loaded to the counter at the next rising edge. Simultaneously, the TEDGF flag in the AGTCR register is set to 1 (active edge received) and an interrupt request is generated. The read-out buffer (AGT register) is read at this time and the difference from the reload value (see section 21.4.6. How to Calculate Event Number, Pulse Width, and Pulse Period) is the period data of the input pulse. The period data is retained until the read-out buffer is read. When the counter underflows, the TUNDF flag in the AGTCR register is set to 1 (underflow) and an interrupt request is generated.

Figure 21.11 shows the operation example in pulse period measurement mode.

Only input pulses with a period longer than twice the period of the count source are measured. Also, the low-level and highlevel widths must both be longer than the period of the count source. If a pulse period shorter than these conditions is input, the input might be ignored.





Figure 21.11 Operation example in pulse period measurement mode

21.3.8 Compare Match function

The compare match function detects matches (compare match) between the content of the AGTCMA or AGTCMB register and the content of the AGT register. This function is enabled when the TCMEA or TCMEB bit in the AGTCMSR register is 1 (compare match A register or compare match B register is valid). The counter is decremented by the count source selected with the TCK[2:0] bits in the AGTMR1 register, and when the values of AGT and AGTCMA or AGTCMB match, the TCMAF/TCMBF flag in the AGTCR register is set to 1 (match), and an interrupt request is generated.

When the compare match function is enabled, the timing of the rewrite operation to the reload register and the counter differs. See section 21.3.1. Reload Register and Counter Rewrite Operation for details. In addition, the output level of the AGTOAn, AGTOBn pins is inverted by the match and by the underflow. The output level can be selected with the TOPOLA or TOPOLB bit in the AGTCMSR register.

Figure 21.12 shows the operation example in compare match function.







21.3.9 Output Settings for Each Mode

Table 21.5 to Table 21.8 list the states of pins AGTOn, AGTIOn, AGTOAn, and AGTOBn pins in each mode.

Table 21.5AGTOn pin setting

	AGTIOC		
Operating mode	TOE bit	TEDGSEL bit	AGTOn pin output
All modes	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled



Table 21.6 AGTIOn pin setting

	AGTIOC register	
Operating mode	TEDGSEL bit	AGTIOn pin I/O
Timer mode	0 or 1	Input (not used)
Pulse output mode	1	Normal output
	0	Inverted output
Event counter mode	0 or 1	Input
Pulse width measurement mode		
Pulse period measurement mode		

Table 21.7AGTOAn pin setting

	AGTCMS		
Operating mode	TOEA bit	TOPOLA bit	AGTOAn pin output
Timer mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Pulse output mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Event counter mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Pulse width measurement mode	0	0	Prohibited
Pulse period measurement mode			

Table 21.8AGTOBn pin setting

	AGTCMS		
Operating mode	TOEB bit	TOPOLB bit	AGTOBn pin output
Timer mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Pulse output mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Event counter mode	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled (not used)
Pulse width measurement mode	0	0	Prohibited
Pulse period measurement mode			

21.3.10 Standby Mode

The AGT can operate in Software Standby mode. Set it to Software Standby mode with count operation start (TSTART = 1, TCSTF = 1).

Table 21.9 and Table 21.10 show the setting that can be used in Software Standby mode.



Operating mode	AGTMR1.TCK[2:0]	Operating clock	Resurgence factor of CPU
Timer mode	100b or 110b	AGTLCLK or AGTSCLK	_
Pulse output mode	100b or 110b	AGTLCLK or AGTSCLK	—
Event counter mode	—	AGTIOn $(n = 0)^{*1}$	—
Pulse width measurement mode	100b or 110b	AGTLCLK or AGTSCLK	—
Pulse period measurement mode	100b or 110b	AGTLCLK or AGTSCLK	_

Table 21.9 Usable settings in Software Standby mode (AGT0)

Note: -: invalid

Note 1. When using the AGTIOn pin for external event input in Software Standby mode, set AGTIOSEL.TIES = 1.

Table 21.10 Usable settings in Software Standby mode (AGT1)

Operating mode	AGTMR1.TCK[2:0]	Operating clock	Resurgence factor of CPU		
Timer mode	100b or 110b or 101b ^{*1}	AGTLCLK or AGTSCLK or AGT0 underflow	UnderflowCompare match A/B		
Pulse output mode	100b or 110b or 101b ^{*1}	AGTLCLK or AGTSCLK or AGT0 underflow	UnderflowCompare match A/B		
Event counter mode	—	AGTIOn $(n = 1)^{*2}$	UnderflowCompare match A/B		
Pulse width measurement mode	100b or 110b or 101b ^{*1}	AGTLCLK or AGTSCLK or AGT0 underflow	UnderflowActive edge		
Pulse period measurement mode	100b or 110b or 101b ^{*1}	AGTLCLK or AGTSCLK or AGT0 underflow	UnderflowActive edge		

Note: -: invalid

Note: Release of Software Standby mode is only AGT1.

Note 1. Only when AGT0 operates in Table 21.9

Note 2. When using the AGTIOn pin for external event input in Software Standby mode, set AGTIOSEL.TIES = 1.

21.3.11 Interrupt Sources

The AGTn has three interrupt sources as listed in Table 21.11.

Table 21.11 AGT interrupt sources

Name	Interrupt source	DTC activation
AGTn_AGTI	 When the counter underflows When measurement of the active width of the external input pin (AGTIOn) is complete in pulse width measurement mode When the set edge of the external input pin (AGTIOn) is input in pulse period measurement mode. 	Possible
AGTn_AGTCMAI	When the values of AGT register and AGTCMA register match	Possible
AGTn_AGTCMBI	When the values of AGT register and AGTCMB register match	Possible

Note: Channel number (n = 0, 1)

21.3.12 Event Signal Output to ELC

The AGT0 uses the Event Link Controller (ELC) to perform a link operation to a specified module using the interrupt request signal as the event signal. The AGT0 outputs compare match A, compare match B, and underflow/measurement complete signals as event signals. For details, see section 16, Event Link Controller (ELC).

21.4 Usage Notes

21.4.1 Count Operation Start and Stop Control

• When the operating mode (see Table 21.1) is set to other than the event counter mode, or the count source is set to other than AGTn underflow event signal (TCK[2:0] = 101b):



- After 1 (count starts) is written to the TSTART bit in the AGTCR register while the count is stopped, the TCSTF flag in the AGTCR register remains 0 (count stops) for 3 cycles of the count source. Do not access the registers associated with AGT^{*1} other than the TCSTF flag until this flag is set to 1 (count in progress).
- After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF flag remains 1 for 3 cycles of the count source. When the TCSTF flag is set to 0, the count is stopped. Do not access the registers associated with AGT^{*1} other than the TCSTF flag until this flag is set to 0.
- Clear the interrupt register before changing the TSTART bit from 0 to 1. See section 12, Interrupt Controller Unit (ICU) for details.
- When the operating mode (see Table 21.1) is set to event counter mode, or the count source is set to AGT1 underflow event signal (TCK[2:0] = 101b):
 - After 1 (count starts) is written to the TSTART bit in the AGTCR register while the count is stopped, the TCSTF flag in the AGTCR register remains 0 (count stops) for 2 PCLKB cycles. Do not access the registers associated with AGT^{*1} other than the TCSTF flag until this flag is set to 1 (count in progress).
 - After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF flag remains 1 for 2 PCLKB cycles. When the TCSTF flag is set to 0, the count is stopped. Do not access the registers associated with AGT^{*1} other than the TCSTF flag until this flag is set to 0.
 - Clear the interrupt register before changing the TSTART bit from 0 to 1. See section 12, Interrupt Controller Unit (ICU) for details.
- Note 1. Registers associated with AGT: AGT, AGTCMA, AGTCMB, AGTCR, AGTMR1, AGTMR2, AGTIOC, AGTISR and AGTCMSR.

21.4.2 Access to Counter Register

When the TSTART bit and TCSTF flag in the AGTCR register are both 1 (count starts), allow at least 3 cycles of the count source clock between writes when writing to the AGT register successively.

21.4.3 When Changing Mode

The registers associated with AGT operating mode (AGTMR1, AGTMR2, AGTIOC, AGTISR, and AGTCMSR) can be changed only when the count is stopped with both the TSTART bit and TCSTF flag set to 0 (count stops). Do not change these registers during count operation.

When the registers associated with AGT operating mode are changed, the values of TEDGF, TUNDF, TCMAF, and TCMBF flags are undefined. Before starting the count, write 0 to the following flags:

- TEDGF (no active edge received)
- TUNDF (no underflow)
- TCMAF (no match)
- TCMBF (no match).

21.4.4 Output pin setting

When using the AGTOn, AGTIOn, AGTOAn, or AGTOBn as an output pin, set up the Operation and determine the initial output values. Then set an output mode in the port register.

When using the AGTIOn as an input pin in pulse width measurement mode or pulse period measurement mode, set up the Operation and start count operation. Then start to enter external events from the AGTIOn pin. Invalidate the first measurement and validate the second and later completed measurements.

21.4.5 Digital Filter

When using the digital filter, do not start the timer operation for 5 cycles of the digital filter clock after setting TIPF[1:0] bits and when the TEDGSEL bit in the AGTIOC register changes.



21.4.6 How to Calculate Event Number, Pulse Width, and Pulse Period

- In event counter mode, event number is expressed mathematically as follows: Event number = initial value of counter [AGT register] - counter value of active event end
- In pulse width measurement mode, pulse width is expressed mathematically as follows: Pulse width = counter value of stopping measurement - counter value of next stopping measurement
- In pulse period measurement mode, input pulse period is expressed mathematically as follows: Period of input pulse = (initial value of counter [AGT register] - reading value of the read-out buffer) + 1.

21.4.7 When Count is Forcibly Stopped by TSTOP Bit

After the counter is forcibly stopped by the TSTOP bit in the AGTCR register, do not access the following I/O registers for 1 cycle of the count source:

- AGT
- AGTCMA
- AGTCMB
- AGTCR
- AGTMR1
- AGTMR2.

21.4.8 When Selecting AGT0 Underflow as the Count Source

Operate according to the following procedures described in this section when selecting the underflow event signal as the count source.

(1) Procedure for starting operation

- 1. Set AGT.
- 2. Start the count operation of AGT1.
- 3. Start the count operation of AGT0.

(2) Procedure for stopping operation

- 1. Stop the count operation of AGT0.
- 2. Stop the count operation of AGT1.
- 3. Stop the count source clock of AGT1 (write 000b in the AGTMR1.TCK[2:0] bits).

21.4.9 Module-stop function

AGT operation can be disabled or enabled using Module Stop Control Register D (MSTPCRD). The AGT module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes



22. Realtime Clock (RTC)

22.1 Overview

The RTC has two operation modes, normal operation mode and low-consumption clock mode. In each of the operation mode, the RTC has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar.

Differences exist in the RTC functions between the two operation modes.

In normal operation mode, the sub-clock oscillator or LOCO can be selected as the count source of the time counters. The RTC uses a 128-Hz clock acquired by dividing the count source by a prescaler. Year, month, date, day-of-week, a.m. /p.m. (in 12-hour mode), hour, minute, second, or 32-bit binary is counted by 1/128 second.

In low-consumption clock mode, a 128-Hz clock from the sub-clock acts as the count source of the time counters. Year, month, date, day-of-week, a.m. /p.m. (in 12-hour mode), hour, minute, second, or 32-bit binary is counted by 1/128 second.

Table 22.1 lists the RTC specifications, Figure 22.1 shows a block diagram, and Table 22.2 lists the I/O pins.

Parameter	Specifications
Count mode	Calendar count mode/binary count mode
Count source ^{*1}	 Sub-clock (XCIN) or LOCO (normal operation mode) 128-Hz from sub-clock (XCIN) (low-consumption clock mode)
Clock and calendar functions	 Calendar count mode Year, month, date, day of week, hour, minute, second are counted, BCD display 12 hours/24 hours mode switching function 30 seconds adjustment function (a number less than 30 is rounded down to 00 seconds, and 30 seconds or more are rounded up to 1 minute)*2 Automatic adjustment function for leap years Binary count mode Count seconds in 32 bits, binary display Shared by both modes Start/stop function The sub-second digit is displayed in binary units (1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, or 64 Hz) Clock error correction function Clock (1-Hz/64-Hz) output
Interrupts	 Alarm interrupt (RTC_ALM)^{*2} As an alarm interrupt condition, selectable for comparison with the following: Calendar count mode: Year, month, date, day-of-week, hour, minute, or second can be selected Binary count mode: Each bit of the 32-bit binary counter Periodic interrupt (RTC_PRD) 2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, 1/128 second, or 1/256 second can be selected as an interrupt period. Carry interrupt (RTC_CUP)^{*2} An interrupt is generated at either of the following conditions: When a carry from the 64-Hz counter to the second counter is generated. When the 64-Hz counter is changed and the R64CNT register is read at the same time. (32-KHz count mode is only for 64-Hz counter reading) Return from Software Standby mode can be performed by the alarm interrupt or periodic interrupt
Event link function	Periodic event output (RTC_PRD) ^{*2}

Table 22.1 RTC specifications

Note 1. The frequency of the peripheral module clock (PCLKB) ≥ the frequency of the count source should be satisfied.

Note 2. Not supported in low-consumption clock mode.



XCIN O

XCOUT O



BCNT2AR

RDAYAR/

RYRAR

Interrupt control

RCR1

BCNT3AR

RMONAR/

RYRAREN

BCNT0AER BCNT1AER

BCNT2AER BCNT3AER

Alarm comparison



RTCS128CLK

Sub-clock

oscillator

LOCO

Table 22.2 **RTC I/O pins**

Pin name	I/O	Description
XCIN	Input	Connect a 32.768-kHz crystal to these pins
XCOUT	Output	
RTCOUT	Output	This pin is used to output a 1-Hz/64-Hz waveform

22.2 **Register Descriptions**

Write or read from the RTC registers as described in section 22.6.5. Notes on Writing to and Reading from Registers.

RHRCNT

RDAYCNT

RMONCNT

RADJ

RCR4

28 Hz generation

for LOCO

RFRH/RFRL

RMINCNT/

BCNT1

RWKCNT/

BCNT3

RYRCNT

If the value in an RTC register after a reset is given as x (undefined bits) in the list, it is not initialized by a reset. When RTC enters the reset state or a low power state during counting operations, for example, while the RCR2.START bit is 1, the year, month, day of the week, date, hours, minutes, seconds, and 64-Hz counters continue to operate.

Note: A reset generated while writing to a register might destroy the register value. In addition, do not allow the MCU to enter Software Standby mode immediately after setting any of these registers. For details, see section 22.6.4. Transitions to Low Power Modes after Setting Registers.

22.2.1 R64CNT: 64-Hz Counter

Base address:	RTC = (0x4004_4	1000					
Offset address:	0x00							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	R64O VF	F1HZ	F2HZ	F4HZ	F8HZ	F16HZ	F32HZ	F64HZ
Value after reset:	x	x	х	x	х	x	x	x

Bit	Symbol	Function	R/W
0	F64HZ	64-Hz Flag This bit indicates the 64-Hz state of the sub-second digit.	R
1	F32HZ	32-Hz Flag This bit indicates the 32-Hz state of the sub-second digit.	R

→ RTC_ALM

→ RTC_PRD

▶ RTC_CUP Event signal output

(RTC_PRD)



Bit	Symbol	Function	R/W
2	F16HZ	16-Hz Flag This bit indicates the 16-Hz state of the sub-second digit.	R
3	F8HZ	8-Hz Flag This bit indicates the 8-Hz state of the sub-second digit.	R
4	F4HZ	4-Hz Flag This bit indicates the 4-Hz state of the sub-second digit.	R
5	F2HZ	2-Hz Flag This bit indicates the 2-Hz state of the sub-second digit.	R
6	F1HZ	1-Hz Flag This bit indicates the 1-Hz state of the sub-second digit.	R
7	R64OVF	This bit indicates the overflow of F1HZ only when using time error adjustment function in low-consumption clock mode.	R

The R64CNT counter is used in both calendar count mode and binary count mode, under two operation modes. The 64-Hz counter (R64CNT) generates the period for a second by counting up periods of the 128-Hz clock. The state in the subsecond range can be confirmed by reading this counter.

This counter is set to 0x00 by an RTC software reset or an execution of a 30-second adjustment. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.2 RSECCNT : Second Counter (in Calendar Count Mode)

Base address: RTC = 0x4004_4000

Offset address: 0x02

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	5	SEC10[2:0)]	SEC1[3:0]			
Value after reset:	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
3:0	SEC1[3:0]	1-Second Count Counts from 0 to 9 every second. When a carry is generated, 1 is added to the tens place.	R/W
6:4	SEC10[2:0]	10-Second Count Counts from 0 to 5 for 60-second counting.	R/W
7	—	The read value is undefined. The write value should be 0.	R/W

The RSECCNT counter sets and counts the BCD-coded second value. It counts the carries generated once per second in the 64-Hz counter.

The setting range is decimal 00 to 59. The RTC does not operate normally if any other value is set. Before writing to this register, you must stop the count operation using the START bit in RCR2.

To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.3 RMINCNT : Minute Counter (in Calendar Count Mode)





Bit	Symbol	Function	R/W
3:0	MIN1[3:0]	1-Minute Count Counts from 0 to 9 every minute. When a carry is generated, 1 is added to the tens place.	R/W
6:4	MIN10[2:0]	10-Minute Count Counts from 0 to 5 for 60-minute counting.	R/W
7	—	The read value is undefined. The write value should be 0.	R/W

The RMINCNT counter sets and counts the BCD-coded minute value. It counts the carries generated once every minute in the second counter.

A value from 00 through 59 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.4 RHRCNT : Hour Counter (in Calendar Count Mode)

Base address: RTC = 0x4004_4000 Offset address: 0x06 Bit position: 7 6 5 4 3 0 2 1 РM HR10[1:0] Bit field HR1[3:0] Value after reset: х х х х х х х х

Bit	Symbol	Function	R/W
3:0	HR1[3:0]	1-Hour Count Counts from 0 to 9 once per hour. When a carry is generated, 1 is added to the tens place.	R/W
5:4	HR10[1:0]	10-Hour Count Counts from 0 to 2 once per carry from the ones place.	R/W
6	РМ	AM/PM select for time counter setting. 0: AM 1: PM	R/W
7	—	The read value is undefined. The write value should be 0.	R/W

The RHRCNT counter sets and counts the BCD-coded hour value. It counts the carries generated once per hour in the minute counter. The specifiable time differs based on the setting in the hours mode bit (RCR2.HR24):

- When the RCR2.HR24 bit is 0 from 00 to 11 (in BCD).
- When the RCR2.HR24 bit is 1 from 00 to 23 (in BCD).

If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, you must stop the count operation using the START bit in RCR2. The PM bit is only enabled when the RCR2.HR24 bit is 0.

Otherwise, the setting in the PM bit has no effect. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.5 RWKCNT : Day-of-Week Counter (in Calendar Count Mode)





Bit	Symbol	Function	R/W
2:0	DAYW[2:0]	Day-of-Week Counting	R/W
		0 0 0: Sunday	
		0 0 1: Monday	
		0 1 0: Tuesday	
		0 1 1: Wednesday	
		1 0 0: Thursday	
		1 0 1: Friday	
		1 1 0: Saturday	
		1 1 1: Setting prohibited	
7:3	_	The read values are undefined. The write value should be 0.	R/W

The RWKCNT counter sets and counts in the coded day-of-week value. It counts the carries generated once per day in the hour counter. A value from 0 through 6 can be specified. If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.6 BCNTn : Binary Counter n (n = 0 to 3) (in Binary Count Mode)

Base address: RTC = 0x4004_4000 Offset address: 0x02 + 0x02 × n Bit position: 7 6 5 4 3 1 0 BCNT[7:0] Bit field: Value after reset: х х х х х х х х

Bit	Symbol	Function	R/W
7:0	BCNT[7:0]	Binary Counter	R/W

BCNTn is a read/write 8-bit register to access BCNT[31:0] that is a 32-bit binary counter. BCNT3 is assigned to the BCNT[31:24] bits, BCNT2 is assigned to the BCNT[23:16] bits, BCNT1 is assigned to the BCNT[15:8] bits, and BCNT0 is assigned to the BCNT[7:0] bits. BCNTn performs count operation by a carry generated for each second of the 64-Hz counter. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.7 RDAYCNT : Day Counter

Base address:	RTC = ()x4004_4	1000					
Offset address:	0x0A							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	DATE	10[1:0]	DATE1[3:0]			
		0						

Bit	Symbol	Function	R/W
3:0	DATE1[3:0]	1-Day Count Counts from 0 to 9 once per day. When a carry is generated, 1 is added to the tens place.	R/W
5:4	DATE10[1:0]	10-Day Count Counts from 0 to 3 once per carry from the ones place.	R/W
7:6	—	These bits are read as 0. The write value should be 0.	R/W

The RDAYCNT counter is used in calendar count mode to set and count the BCD-coded date value. It counts the carries generated once per day in the hour counter. The count operation depends on the month and whether the year is a leap year. Leap years are determined according to whether the year counter (RYRCNT) value is divisible by 400, 100, and 4.



A value from 01 through 31 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. When specifying a value, the range of specifiable days depends on the month and whether the year is a leap year. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.8 RMONCNT : Month Counter

Base address:	RTC = (TC = 0x4004_4000								
Offset address:	0x0C									
Bit position:	7	6	5	4	3	2	1	0		
Bit field:	_	_	_	MON1 0		MON	1[3:0]			
Value after reset:	0	0	0	х	х	х	х	x		

Bit	Symbol	Function	R/W
3:0	MON1[3:0]	1-Month Count Counts from 0 to 9 once per month. When a carry is generated, 1 is added to the tens place.	R/W
4	MON10	10-Month Count Counts from 0 to 1 once per carry from the ones place.	R/W
7:5	_	These bits are read as 0. The write value should be 0.	R/W

The RMONCNT counter is used in calendar count mode to set and count the BCD-coded month value. It counts the carries generated once per month in the date counter.

A value from 01 through 12 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.

22.2.9 RYRCNT : Year Counter

Base address: RTC = 0x4004_4000

Offset address: 0x0E

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_		YR10)[3:0]			YR1	[3:0]	
Value after reset:	0	0	0	0	0	0	0	0	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
3:0	YR1[3:0]	1-Year Count Counts from 0 to 9 once per year. When a carry is generated, 1 is added to the tens place.	R/W
7:4	YR10[3:0]	10-Year Count Counts from 0 to 9 once per carry from ones place. When a carry is generated in the tens place, 1 is added to the hundreds place.	R/W
15:8	—	These bits are read as 0. The write value should be 0.	R/W

The RYRCNT counter is used in calendar count mode to set and count the BCD-coded year value. It counts the carries generated once per year in the month counter.

A value from 00 through 99 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, you must stop the count operation using the START bit in RCR2. To read this counter, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.



22.2.10 RSECAR : Second Alarm Register (in Calendar Count Mode)

Bit position:	7	6	5	4
Offset address:	0x10			
Base address:	RTC = (0x4004_4	000	

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	ENB	S	EC10[2:0)]		SEC ²	1[3:0]		
ue after reset:	х	х	х	х	х	х	х	х	

Bit	Symbol	Function	R/W
3:0	SEC1[3:0]	1 Second Value for the ones place of seconds.	R/W
6:4	SEC10[2:0]	10 Seconds Value for the tens place of seconds.	R/W
7	ENB	ENB 0: Do not compare register value with RSECCNT counter value 1: Compare register value with RSECCNT counter value	R/W

This register is not used in low-consumption clock mode.

RSECAR is an alarm register associated with the BCD-coded second counter RSECCNT. When the ENB bit is set to 1, the RSECAR value is compared with the RSECCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

• RSECAR

Val

- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN

When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. RSECAR values from 00 through 59 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x00 by an RTC software reset.

22.2.11 RMINAR : Minute Alarm Register (in Calendar Count Mode)

Base address:	RTC = (0x4004_4	1000						
Offset address:	0x12								
Bit position:	7	6	5	4	3	2	1	0	
Bit field:	ENB	ľ	/IN10[2:0]	MIN1[3:0]				
Value after reset:	x	x	x	x	x	х	x	x	

Bit	Symbol	Function	R/W
3:0	MIN1[3:0]	1 Minute Value for the ones place of minutes.	R/W
6:4	MIN10[2:0]	10 Minutes Value for the tens place of minutes.	R/W
7	ENB	ENB 0: Do not compare register value with RMINCNT counter value 1: Compare register value with RMINCNT counter value	R/W



This register is not used in low-consumption clock mode.

RMINAR is an alarm register associated with the BCD-coded minute counter RMINCNT. When the ENB bit is set to 1, the RMINAR value is compared with the RMINCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR
- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN

When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. RMINAR values from 00 through 59 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x00 by an RTC software reset.

22.2.12 RHRAR : Hour Alarm Register (in Calendar Count Mode)

Base address: RTC = 0x4004_4000 Offset address: 0x14

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	ENB	РМ	HR10	0[1:0]	HR1[3:0]				
Value after reset:	x	х	х	x	х	х	x	x	

Bit	Symbol	Function	R/W
3:0	HR1[3:0]	1 Hour Value for the ones place of hours.	R/W
5:4	HR10[1:0]	10 Hours Value for the tens place of hours.	R/W
6	РМ	AM/PM select for alarm setting. 0: AM 1: PM	R/W
7	ENB	ENB 0: Do not compare register value with RHRCNT counter value 1: Compare register value with RHRCNT counter value	R/W

This register is not used in low-consumption clock mode.

RHRAR is an alarm register associated with the BCD-coded hour counter RHRCNT. When the ENB bit is set to 1, the RHRAR value is compared with the RHRCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR
- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN



When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. The specifiable time differs according to the setting in the hours mode bit (RCR2.HR24):

- When the RCR2.HR24 bit is 0 From 00 to 11 (in BCD).
- When the RCR2.HR24 bit is 1 From 00 to 23 (in BCD).

If a value outside of this range is specified, the RTC does not operate correctly. When the RCR2.HR24 bit is 0, you must set the PM bit. When the RCR2.HR24 bit is 1, the setting in the PM bit has no effect. This register is set to 0x00 by an RTC software reset.

22.2.13 RWKAR : Day-of-Week Alarm Register (in Calendar Count Mode)

Base address: RTC = 0x4004_4000

Offset address: 0x16



Bit	Symbol	Function	R/W
2:0	DAYW[2:0]	Day-of-Week Setting	R/W
		0 0 0: Sunday 0 0 1: Monday 0 1 0: Tuesday 0 1 1: Wednesday 1 0 0: Thursday 1 0 1: Friday 1 1 0: Saturday 1 1 1: Setting prohibited	
6:3	_	The read values are undefined. The write value should be 0.	R/W
7	ENB	ENB 0: Do not compare register value with RWKCNT counter value 1: Compare register value with RWKCNT counter value	R/W

This register is not used in low-consumption clock mode.

RWKAR is an alarm register associated with the coded day-of-week counter RWKCNT. When the ENB bit is set to 1, the RWKAR value is compared with the RWKCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR
- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN

When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. RWKAR values from 0 through 6 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x00 by an RTC software reset.



22.2.14 BCNTnAR : Binary Counter n Alarm Register (n = 0 to 3) (in Binary Count Mode)

Base address:	RTC = 0	RTC = 0x4004_4000							
Offset address:	0x10 + ()x10 + 0x02 × n							
Bit position:	7	6	5	4	3	2	1		
Bit field:	BCNTAR								
Value after reset:	х	х	х	х	х	х	х		

Bit	Symbol	Function	R/W
7:0	BCNTAR	Alarm register associated with the 32-bit binary counter	R/W

This register is not used in low-consumption clock mode.

BCNTnAR is a read/write alarm register associated with the 32-bit binary counter. BCNT3AR is assigned to the BCNTAR[31:24] bits, BCNT2AR is assigned to the BCNTAR[23:16] bits, BCNT1AR is assigned to the BCNTAR[15:8] bits, and BCNT0AR is assigned to the BCNTAR[7:0]. This register is set to 0x00 by an RTC software reset.

22.2.15 RDAYAR : Date Alarm Register (in Calendar Count Mode)

Base address: RTC = 0x4004_4000 Offset address: 0x18 Bit position: 7 6 5 4 3

Bit field:	ENB	—	DATE	10[1:0]	DATE1[3:0]				
Value after reset:	х	х	х	х	х	х	х	х	

Bit	Symbol	Function	R/W
3:0	DATE1[3:0]	1 Day Value for the ones place of days.	R/W
5:4	DATE10[1:0]	10 Days Value for the tens place of days.	R/W
6	—	The read value is undefined. The write value should be 0.	R/W
7	ENB	ENB 0: Do not compare register value with RDAYCNT counter value 1: Compare register value with RDAYCNT counter value	R/W

This register is not used in low-consumption clock mode.

RDAYAR is an alarm register associated with the BCD-coded date counter RDAYCNT. When the ENB bit is set to 1, the RDAYAR value is compared with the RDAYCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR
- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN

When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. The RDAYAR values from 01 through 31 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x00 by an RTC software reset.



22.2.16 RMONAR : Month Alarm Register (in Calendar Count Mode)

Bit position:	7	6	5	4	3	2	1
Bit field:	ENB	_	_	MON1 0		MON	1[3:0]

Value after reset: х х х х х х х х

Bit	Symbol	Function	R/W
3:0	MON1[3:0]	1 Month Value for the ones place of months.	R/W
4	MON10	10 Months Value for the tens place of months.	R/W
6:5	—	The read values are undefined. The write value should be 0.	R/W
7	ENB	ENB 0: Do not compare register value with RMONCNT counter value 1: Compare register value with RMONCNT counter value	R/W

0

This register is not used in low-consumption clock mode.

RMONAR is an alarm register associated with the BCD-coded month counter RMONCNT. When the ENB bit is set to 1, the RMONAR value is compared with the RMONCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR •
- RMINAR •
- RHRAR •
- RWKAR •
- RDAYAR •
- RMONAR •
- RYRAREN

When all the respective values match, the IR flag associated with the RTC ALM interrupt is set to 1. The RMONAR values from 01 through 12 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x00 by an RTC software reset.

22.2.17 RYRAR : Year Alarm Register (in Calendar Count Mode)



Bit	Symbol	Function	R/W
3:0	YR1[3:0]	1 Year Value for the ones place of years.	R/W
7:4	YR10[3:0]	10 Years Value for the tens place of years.	R/W
15:8	—	These bits are read as 0. The write value should be 0.	R/W



This register is not used in low-consumption clock mode.

RYRAR is an alarm register associated with the BCD-coded year counter RYRCNT. The RYRAR values from 00 through 99 (in BCD) can be specified. If a value outside of this range is specified, the RTC does not operate correctly. This register is set to 0x0000 by an RTC software reset.

22.2.18 RYRAREN : Year Alarm Enable Register (in Calendar Count Mode)



Bit	Symbol	Function	R/W
6:0	—	The read values are undefined. The write value should be 0.	R/W
7	ENB	ENB	R/W
		 Do not compare register value with the RYRCNT counter value Compare register value with the RYRCNT counter value 	

This register is not used in low-consumption clock mode.

When the ENB bit in the RYRAREN register is set to 1, the RYRAR value is compared with the RYRCNT value. From the following alarm registers, only those selected with the ENB bits set to 1 are compared with the associated counters:

- RSECAR
- RMINAR
- RHRAR
- RWKAR
- RDAYAR
- RMONAR
- RYRAREN

When all the respective values match, the IR flag associated with the RTC_ALM interrupt is set to 1. This register is set to 0x00 by an RTC software reset.

22.2.19 BCNTnAER : Binary Counter n Alarm Enable Register (n = 0, 1) (in Binary Count Mode)

Base address:	RTC = 0	RTC = 0x4004_4000							
Offset address:	0x18 + ()x18 + 0x02 × n							
Bit position:	7	6	5	4	3	2	1	0	
Bit field:				ENB[7:0]					
Value after reset:	x	х	х	х	х	х	х	х	

Bit	Symbol	Function	R/W
7:0	ENB[7:0]	Setting the alarm enable associated with the 32-bit binary counter	R/W

This register is not used in low-consumption clock mode.

BCNTAER is a read/write register for setting the alarm enable (BCNTAER) associated with the 32-bit binary counter. BCNT3AER is assigned to the BCNTAER.ENB[31:24] bits, BCNT2AER register is assigned to the BCNTAER.ENB[23:16] bits, BCNT1AER is assigned to the BCNTAER.ENB[15:8] bits, and BCNT0AER is assigned to



the BCNTAER.ENB[7:0] bits. The binary counter (BCNT[31:0]) associated with the BCNTAER.ENB[31:0] bits that are set to 1 is compared with the binary alarm register (BCNTAR) and, when all match, the IR flag associated with the RTC_ALM interrupt is set to 1. This register is set to 0x00 by an RTC software reset.

22.2.20 BCNT2AER : Binary Counter 2 Alarm Enable Register (in Binary Count Mode)



Bit	Symbol	Function	R/W
7:0	ENB[7:0]	Setting the alarm enable associated with the 32-bit binary counter	R/W
15:8	—	These bits are read as 0. The write value should be 0.	R/W

This register is not used in low-consumption clock mode.

BCNT2AER is a read/write register for setting the alarm enable (BCNTAER) associated with the 32-bit binary counter. BCNT3AER is assigned to the BCNTAER.ENB[31:24] bits, BCNT2AER register is assigned to the

BCNTAER.ENB[23:16] bits, BCNT1AER is assigned to the BCNTAER.ENB[15:8] bits, and BCNT0AER is assigned to the BCNTAER.ENB[7:0] bits. The binary counter (BCNT[31:0]) associated with the BCNTAER.ENB[31:0] bits that are set to 1 is compared with the binary alarm register (BCNTAR) and, when all match, the IR flag associated with the RTC_ALM interrupt is set to 1. This register is set to 0x00 by an RTC software reset.

22.2.21 BCNT3AER : Binary Counter 3 Alarm Enable Register (in Binary Count Mode)



Bit	Symbol	Function	R/W
7:0	ENB[7:0]	Setting the alarm enable associated with the 32-bit binary counter	R/W

This register is not used in low-consumption clock mode.

BCNT3AER is a read/write register for setting the alarm enable (BCNTAER) associated with the 32-bit binary counter. BCNT3AER is assigned to the BCNTAER.ENB[31:24] bits, BCNT2AER register is assigned to the

BCNTAER.ENB[23:16] bits, BCNT1AER is assigned to the BCNTAER.ENB[15:8] bits, and BCNT0AER is assigned to the BCNTAER.ENB[7:0] bits. The binary counter (BCNT[31:0]) associated with the BCNTAER.ENB[31:0] bits that are set to 1 is compared with the binary alarm register (BCNTAR) and, when all match, the IR flag associated with the RTC_ALM interrupt is set to 1. This register is set to 0x00 by an RTC software reset.



22.2.22 RCR1 : RTC Control Register 1

Base address: RTC = 0x4004_4000

```
Offset address: 0x22
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	PES[3:0]				RTCO S	PIE	CIE	AIE
Value after reset:	х	х	х	х	0	х	0	x

Bit	Symbol	Function	R/W
0	AIE	Alarm Interrupt Enable	R/W
		0: Disable alarm interrupt requests	
		1: Enable alarm interrupt requests ^{*2}	
1	CIE	Carry Interrupt Enable	R/W
		0: Disable carry interrupt requests	
		1: Enable carry interrupt requests	
2	PIE	Periodic Interrupt Enable	R/W
		0: Disable periodic interrupt requests	
		1: Enable periodic interrupt requests	
3	RTCOS	RTCOUT Output Select	R/W
		0: Outputs 1 Hz on RTCOUT	
		1: Outputs 64 Hz RTCOUT	
7:4	PES[3:0]	Periodic Interrupt Select	R/W
		0x6: Generate periodic interrupt every 1/256 second ^{*1*3}	
		0x7: Generate periodic interrupt every 1/128 second*3	
		0x8: Generate periodic interrupt every 1/64 second*3	
		0x9: Generate periodic interrupt every 1/32 second	
		0xA: Generate periodic interrupt every 1/16 second	
		0xB: Generate periodic interrupt every 1/8 second	
		0xC: Generate periodic interrupt every 1/4 second	
		0xD: Generate periodic interrupt every 1/2 second	
		UXE: Generate periodic interrupt every 1 second	
		UXF: Generate periodic interrupt every 2 seconds	
		Others: Do not generate periodic interrupts	

Note 1. When LOCO is selected (RCR4.RCKSEL = 1) while PES[3:0] = 0x6, a periodic interrupt is generated every 1/128 second.

Note 2. Set the bit to 0 when RTC is in low-consumption clock mode.

Note 3. Not supported when RTC is in low-consumption clock mode. No periodic interrupts are generated if RTC is in this setting.

The RCR1 register is used in both calendar count mode and binary count mode, under two operation modes. Bits AIE, PIE, and PES[3:0] are updated synchronously with the count source. When the RCR1 register is modified, check that all the bits are updated before proceeding.

AIE bit (Alarm Interrupt Enable)

The AIE bit enables or disables alarm interrupt requests.

CIE bit (Carry Interrupt Enable)

The CIE bit enables or disables interrupt requests when a carry to the RSECCNT/BCNT0 register occurs, or when a carry to the 64-Hz counter (R64CNT) occurs while reading the 64-Hz counter.

PIE bit (Periodic Interrupt Enable)

The PIE bit enables or disabled a periodic interrupt.

RTCOS bit (RTCOUT Output Select)

The RTCOS bit selects the RTCOUT output period. The RTCOS bit must be rewritten while the count operation is stopped (RCR2.START = 0) and the RTCOUT output is disabled (RCR2.RTCOE = 0). When RTCOUT is output to an external pin, the RCR2.RTCOE bit must be enabled.



PES[3:0] bits (Periodic Interrupt Select)

The PES[3:0] bits specify the period for the periodic interrupt. A periodic interrupt is generated with the period specified in these bits.

22.2.23 RCR2 : RTC Control Register 2 (in Calendar Count Mode)

Base address: RTC = 0x4004_4000

Offset address: 0x24



Bit	Symbol	Function	R/W
0	START ^{*3}	Start 0: Stop prescaler and time counter 1: Operate prescaler and time counter normally	R/W
1	RESET	 RTC Software Reset 0: In writing: Invalid (writing 0 has no effect). In reading: Normal time operation in progress, or an RTC software reset has completed. 1: In writing: Initialize the prescaler and target registers for RTC software reset^{*1}. In reading: RTC software reset in progress. 	R/W
2	ADJ30 ^{*4}	 30-Second Adjustment 0: In writing: Invalid (writing 0 has no effect). In reading: Normal time operation in progress, or 30-second adjustment has completed. 1: In writing: Execute 30-second adjustment. In reading: 30-second adjustment in progress. 	R/W
3	RTCOE	RTCOUT Output Enable 0: Disable RTCOUT output 1: Enable RTCOUT output	R/W
4	AADJE	Automatic Adjustment Enable ^{*2*5} 0: Disable automatic adjustment 1: Enable automatic adjustment	R/W
5	AADJP	 Automatic Adjustment Period Select^{*2*5} 0: In normal operation mode, adjust RADJ.ADJ[5:0] setting from the count value of the prescaler every minute. In low-consumption clock mode, adjust RADJ.ADJ[5:0] setting from the count value of the 64-Hz counter every day. 1: In normal operation mode, adjust RADJ.ADJ[5:0] setting from the count value of the prescaler every 10 seconds. In low-consumption clock mode, adjust RADJ.ADJ[5:0] setting from the count value of the 64-Hz counter every hour. 	R/W
6	HR24	Hours Mode ^{*5} 0: Operate RTC in 12-hour mode 1: Operate RTC in 24-hour mode	R/W
7	CNTMD	Count Mode Select ^{*6} 0: Calendar count mode 1: Binary count mode	R/W

Note 1. R64CNT, RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, RYRAR, RYRAREN, RADJ, RMINCPn, RHRCPn, RDAYCPn, RMONCPn, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP.

Note 2. When LOCO is selected, the setting of this bit is disabled.

Note 3. The prescaler operates only in normal operation mode, and no prescaler operates in low-consumption clock mode.

Note 4. Set the bit to 0 when RTC is in low-consumption clock mode.

Note 5. When rewriting this bit, confirm that the value has been rewritten before performing the following processing. See section 22.6.5. Notes on Writing to and Reading from Registers for notes on register writing/reading.

Note 6. When rewriting this bit, confirm that the value has been rewritten before performing the following processing.

The RCR2 register is related to hours mode, automatic adjustment function, enabling RTCOUT output, 30-second adjustment, RTC software reset, and controlling count operation.



START bit (Start)

The START bit stops or restarts the prescaler or time counter operation. This bit is updated in synchronization with the next cycle of the count source. When the START bit is modified, check that the bit is updated before proceeding.

RESET bit (RTC Software Reset)

The RESET bit initializes the prescaler and registers to be reset by RTC software. When 1 is written to this bit, initialization starts in synchronization with the count source. When the initialization is complete, the RESET bit is automatically set to 0. Check that this bit is 0 before proceeding.

ADJ30 bit (30-Second Adjustment)

The ADJ30 bit is for 30-second adjustment.

When 1 is written to the ADJ30 bit, the RSECCNT value of less than 30 seconds is rounded down to 00 second and the value of 30 seconds or more is rounded up to 1 minute.

The 30-second adjustment is performed in synchronization with the count source. When 1 is written to this bit, the ADJ30 bit is automatically set to 0 after the 30-second adjustment completes. If 1 is written to the ADJ30 bit, check that the bit is 0 before proceeding. When the 30-second adjustment is performed, the prescaler and R64CNT are also reset. The ADJ30 bit is set to 0 by an RTC software reset.

RTCOE bit (RTCOUT Output Enable)

The RTCOE bit enables output of a 1-Hz/64-Hz clock signal from the RTCOUT pin.

Use the START bit to stop counting before changing the value of the RTCOE bit. Do not stop counting (write 0 to the START bit) and change the value of the RTCOE bit at the same time.

When RTCOUT is to be output from an external pin, enable the RTCOE bit and set up the port control for the pin.

AADJE bit (Automatic Adjustment Enable)

The AADJE bit controls (enables or disables) automatic adjustment.

Set the plus-minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJE bit.

The AADJE bit is set to 0 by an RTC software reset.

AADJP bit (Automatic Adjustment Period Select)

The AADJP bit selects the automatic-adjustment period.

Set the plus-minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJP bit.

The AADJP bit is set to 0 by an RTC software reset.

HR24 bit (Hours Mode)

The HR24 bit specifies whether the RTC operates in 12- or 24-hour mode.

Use the START bit to stop counting before changing the value of the HR24 bit. Do not stop counting (write 0 to the START bit) and change the value of the HR24 bit at the same time.

CNTMD bit (Count Mode Select)

The CNTMD bit specifies whether the RTC count mode operates in calendar count mode or in binary count mode in the two operation modes.

When setting the count mode, execute an RTC software reset and start again from the initial settings. This bit is updated in synchronization with the count source. However, the count mode switches only after the RTC software reset. (Bit switches before RTC reset, mode switches after RTC reset.)

For details on initial settings, see section 22.3.1. Outline of Initial Settings of Registers after Power On.



V

22.2.24 RCR2 : RTC Control Register 2 (in Binary Count Mode)

Base address: RTC = 0x4004_4000 Offset address: 0x24

Bit position:	7	6	5	4	3	2	1	0
Bit field:	CNTM D	_	AADJ P	AADJ E	RTCO E		RESE T	START
alue after reset:	x	х	x	х	0	0	0	x

Bit	Symbol	Function	R/W
0	START*3	Start 0: Stop the 32-bit binary counter, 64-Hz counter, and prescaler 1: Operate the 32-bit binary counter, 64-Hz counter, and prescaler normally	R/W
1	RESET	 RTC Software Reset 0: In writing: Invalid (writing 0 has no effect). In reading: Normal time operation in progress, or an RTC software reset has completed. 1: In writing: Initialize the prescaler and target registers for RTC software reset^{*1}. In reading: RTC software reset in progress. 	R/W
2	—	This bit is read as 0. The write value should be 0.	R/W
3	RTCOE	RTCOUT Output Enable 0: Disable RTCOUT output 1: Enable RTCOUT output	R/W
4	AADJE	Automatic Adjustment Enable ^{*2*4} 0: Disable automatic adjustment 1: Enable automatic adjustment	R/W
5	AADJP	 Automatic Adjustment Period Select*2*4 0: In normal operation mode, add or subtract the RADJ.ADJ[5:0] bits from the prescaler count value every 32 seconds. In low-consumption clock mode, add or subtract the RADJ.ADJ[5:0] bits from the 64-Hz counter count value every 8192 seconds. 1: In normal operation mode, add or subtract the RADJ.ADJ[5:0] bits from the prescaler count value every 8 seconds. In low-consumption clock mode, add or subtract the RADJ.ADJ[5:0] bits from the prescaler count value every 8 seconds. In low-consumption clock mode, add or subtract the RADJ.ADJ[5:0] bits from the 64-Hz counter count value every 2048 seconds. 	R/W
6	—	The read value is undefined. The write value should be 0.	R/W
7	CNTMD	Count Mode Select ^{*5} 0: Calendar count mode 1: Binary count mode	R/W

Note 1. R64CNT, BCNTnAR, BCNTnAER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP.

Note 2. When LOCO is selected, the setting of this bit is disabled.

Note 3. The prescaler operates only in normal operation mode, and no prescaler operates in low-consumption clock mode.

Note 4. When rewriting this bit, confirm that the value has been rewritten before performing the following processing. See section 22.6.5. Notes on Writing to and Reading from Registers for notes on register writing/reading.

Note 5. When rewriting this bit, confirm that the value has been rewritten before performing the following processing.

RCR2 in the binary count mode is a register related to the automatic correction function, RTCOUT output enable, RTC software reset, and count mode control.

START bit (Start)

The START bit stops or restarts the prescaler or counter (clock) operation. This bit is updated in synchronization with the count source. When the START bit is modified, check that the bit is updated before proceeding.

RESET bit (RTC Software Reset)

The RESET bit initializes the prescaler and registers to be reset by RTC software. When 1 is written to this bit, initialization starts in synchronization with the count source. When the initialization is complete, the RESET bit is automatically set to 0. When 1 is written to the RESET bit, check that the bit is 0 before proceeding.


RTCOE bit (RTCOUT Output Enable)

The RTCOE bit enables output of a 1-Hz/64-Hz clock signal from the RTCOUT pin.

Use the START bit to stop counting before changing the value of the RTCOE bit. Do not stop counting (write 0 to the START bit) and change the value of the RTCOE bit at the same time. When an RTCOUT signal is to be output from an external pin, enable the port control in addition to setting this bit.

AADJE bit (Automatic Adjustment Enable)

The AADJE bit controls (enables or disables) automatic adjustment.

Set the plus-minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJE bit. The AADJE bit is set to 0 by an RTC software reset.

AADJP bit (Automatic Adjustment Period Select)

The AADJP bit selects the automatic-adjustment period.

Correction period can be selected from 32 second units or 8 second units in binary count mode.

Set the plus-minus bits (RADJ.PMADJ[1:0]) to 00b (adjustment is not performed) before changing the value of the AADJP bit. The AADJP bit is set to 0 by an RTC software reset.

CNTMD bit (Count Mode Select)

The CNTMD bit specifies whether the RTC count mode operates in calendar count mode or in binary count mode in the two operation modes.

When setting the count mode, execute an RTC software reset and start again from the initial settings. This bit is updated in synchronization with the count source. However, the count mode switches only after the RTC software reset. (Bit switches before RTC reset, mode switches after RTC reset.)

For details on initial settings, see section 22.3.1. Outline of Initial Settings of Registers after Power On .

22.2.25 RCR4 : RTC Control Register 4



Bit	Symbol	Function	R/W
0	RCKSEL	Count Source Select in normal operation mode	R/W
		0: Sub-clock oscillator is selected 1: LOCO is selected	
6:1	—	These bits are read as 0. The write value should be 0.	R/W
7	ROPSEL	RTC Operation Mode Select 0: Normal operation mode is selected. 1: Low-consumption clock mode is selected.	R/W

The RCR4 is used for selecting the RTC operation mode and the count source. The RCR4 register is used in both calendar count mode and binary count mode.

RCKSEL bit (Count Source Select in normal operation mode)

The RCKSEL bit selects the count source from the sub-clock oscillator and LOCO.

The RCKSEL bit is only used in normal operation mode. When the RCKSEL bit is set to 0, the time is counted with the sub-clock oscillator. When the bit is set to 1, the time is counted with LOCO.



For details on count source setting, see section 22.3.1. Outline of Initial Settings of Registers after Power On and section 22.3.2. Operation mode, Clock and Count Mode Setting Procedure. The count source must be selected only once before specifying the initial settings of the RTC registers at power on.

ROPSEL bit (RTC Operation Mode Select)

When the ROPSEL bit is set to 0, the RTC operation mode is set to normal operation mode. When this bit is set to 1, the RTC operation mode is set to low-consumption clock mode.

22.2.26 RFRL : Frequency Register L

Base address:	RTC = 0	(4004_4	000													
Offset address:	0x2C															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		RFC[15:0]														
Value after reset:	х	х	x	х	х	x	х	х	x	x	х	х	х	х	x	x

Bit	Symbol	Function	R/W
15:0	RFC[15:0]	Frequency Comparison Value Write 0x00FF to this register when using the LOCO.	R/W

RFRL is a register for controlling the prescaler when LOCO is selected in normal operation mode.

The RTC time counter operates on a 128-Hz clock signal as the base clock. Therefore, when LOCO is selected, LOCO is divided by the prescaler to generate a 128-Hz clock signal. Set the frequency comparison value in the RFC[15:0] bits to generate a 128-Hz clock from the LOCO frequency. Before writing to RFC[15:0] after a cold start, write 0x0000 to the RFRH register.

A value from 0x0007 through 0x01FF can be specified as the frequency comparison value. If a value outside of this range is specified, the RTC does not operate correctly. Before writing to this register, be sure to stop the count operation through the setting of the START bit in RCR2. The operating frequency of the peripheral module clock and the LOCO should be such that the peripheral module clock is \geq LOCO.

Calculation method of frequency comparison value:

RFC[15:0] = (LOCO clock frequency) / 128 - 1

When the LOCO frequency is 32.768 kHz, the RFRL register should be set to 0x00FF.

22.2.27 RFRH : Frequency Register H

Base address: RTC = 0x4004_4000

Offset address: 0x2A

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	RFC16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	x

Bit	Symbol	Function	R/W
0	RFC16	Write 0 before writing to the RFRL register after a cold start.	R/W
15:1	—	These bits are read as 0. The write value should be 0.	R/W

Before writing to RFRHL.RFC[15:0] after a cold start, write 0x0000 to the RFRH register.



Va

22.2.28 RADJ : Time Error Adjustment Register

Base address:	RTC = 0x4004_4000
Offset address:	0x2E

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	PMADJ[1:0]				ADJ	[5:0]]
lue after reset:	х	х	х	х	х	х	х	х	_

Bit	Symbol	Function	R/W
5:0	ADJ[5:0]	Adjustment Value In normal operation mode, these bits specify the adjustment value from the prescaler. In low-consumption clock mode, these bits specify the adjustment value from the 64-Hz counter.	R/W
7:6	PMADJ[1:0]	 Plus-Minus 0 0: Do not perform adjustment. 0 1: In normal operation mode, adjustment is performed by the addition to the prescaler. In low-consumption clock mode, adjustment is performed by the addition to the 64-Hz counter. 1 0: In normal operation mode, adjustment is performed by the subtraction from the prescaler. In low-consumption clock mode, adjustment is performed by the subtraction from the prescaler. In low-consumption clock mode, adjustment is performed by the subtraction from the 64-Hz counter. 1 1: Setting prohibited. 	R/W

The RADJ register is used in both calendar count mode and binary count mode. Adjustment is performed by the addition to or subtraction from the prescaler or 64-Hz counter. If the Automatic Adjustment Enable (RCR2.AADJE) bit is 0, adjustment is performed when writing to the RADJ. If the RCR2.AADJE bit is 1, adjustment is performed in the interval specified in the Automatic Adjustment Period Select (RCR2.AADJP) bit.

The current adjustment by software (disabling automatic adjustment) may be invalid if the following adjustment value is specified within 320 cycles of the count source after the register setting. To perform adjustment consecutively, wait for 320 cycles or more of the count source after the register setting, then specify the next adjustment value.

RADJ is updated in synchronization with the count source. When RADJ is modified, check that all the bits are updated before continuing with more processing. This register is set to 0x00 by an RTC software reset. The setting of this register is enabled only when the sub-clock oscillator is selected. When LOCO is selected, adjustment is not performed.

ADJ[5:0] bits (Adjustment Value)

The ADJ[5:0] bits specify the adjustment value (number of sub-clock cycles) from the prescaler.

PMADJ[1:0] bits (Plus-Minus)

The PMADJ[1:0] bits select whether the clock is set ahead or back depending on the error-adjustment value set in the ADJ[5:0] bits.

22.3 Operation

22.3.1 Outline of Initial Settings of Registers after Power On

After the power is turned on, perform the initial settings for the operation mode, clock, count mode, time error adjustment, time, alarm, and interrupts.





22.3.2 Operation mode, Clock and Count Mode Setting Procedure

Figure 22.3 shows how to set the operation mode, clock and the count mode.





Figure 22.3 Clock and count mode setting procedure

22.3.3 Setting the Time

Figure 22.4 shows how to set the time.





Figure 22.4 Setting the time

22.3.4 30-Second Adjustment

30-Second adjustment is not supported in low-consumption clock mode.

Figure 22.5 shows how to execute a 30-second adjustment.





rigure 22.5 50-second adjustment

22.3.5 Reading 64-Hz Counter and Time

Figure 22.6 shows how to read a 64-Hz counter and time.





Figure 22.6 Reading time

If a carry occurs while the 64-Hz counter and time are read, the correct time is not obtained, therefore they must be read again. The procedure for reading the time without using interrupts is shown in (a) in Figure 22.6, and the procedure using carry interrupts is shown in (b). To keep the program simple, method (a) should be used in most cases.



Only method (a) could be used in low-consumption mode.

22.3.6 Alarm Function

Alarm function is not supported in low-consumption clock mode.

Figure 22.7 shows how to use the alarm function.



Figure 22.7 Using the alarm function

In calendar count mode, an alarm can be generated by any one of year, month, date, day-of-week, hour, minute or second, or any combination of those. Write 1 to the ENB bit in the alarm registers involved in the alarm setting, and set the alarm time in the lower bits. Write 0 to the ENB bit in registers not involved in the alarm setting.

In binary count mode, an alarm can be generated in any bit combination of 32 bits. Write 1 to the ENB bit of the Alarm Enable register associated with the target bit of the alarm, and set the alarm time in the alarm register. For bits that are not the target of the alarm, write 0 to the ENB bit of the Alarm Enable register.^{*1}

For any of the ENB[31:0] bits that are set to 1, the bits in the corresponding positions in the binary counter (BCNT[31:0]) are compared with the values of the corresponding bits in the binary alarm registers^{*1}. When all such bits match, the IR flag associated with the RTC_ALM interrupt is set to 1 and the corresponding bits in the Interrupt Set-Pending/Clear-Pending Registers are set to 1. Alarm detection can be confirmed by reading the Interrupt Set-Pending Register associated with the RTC_ALM interrupt, but an interrupt should be used in most cases. If 1 is set in the Interrupt Set-Enable Register associated with the RTC_ALM interrupt, an alarm interrupt is generated in the event of the alarm, enabling the alarm to be detected.

Writing 0 sets the IELSRn.IR flag associated with the RTC_ALM interrupt to 0. If interrupt is enabled, the Interrupt Set-Pending/Clear-Pending Register associated with the RTC_ALM interrupt is cleared automatically after exiting the interrupt handler. Otherwise, write 1 to the Interrupt Clear-Pending Register associated with the RTC_ALM interrupt to clear it.

When the counter and the alarm time match in a low power state, the MCU returns from the low power state.

Note 1. For any bits in the ENB bits that are set to 1, the values in the corresponding positions in the alarm registers from the following registers are compared with the corresponding bits of the counted values.



Counter registers: RSECCNT, RMINCNT, RHRCNT, RWKCNT, RDAYCNT, RMONCNT, RYRCNT Alarm registers: RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, RYRAREN

22.3.7 Procedure for Disabling Alarm Interrupt

Figure 22.8 shows the procedure for disabling the enabled alarm interrupt request.



Figure 22.8 Procedure for disabling alarm interrupt request

22.3.8 Time Error Adjustment Function

The time error adjustment function is used to correct errors, running fast or slow, in the time caused by variation in the precision of oscillation by the sub-clock oscillator. In normal operation mode, because 32768 cycles of the sub-clock oscillator constitute 1 second of operation when the sub-clock oscillator is selected, the clock runs fast if the sub-clock frequency is high and slow if the sub-clock frequency is low. In low-consumption clock mode, because 128 cycles of the 128-Hz clock constitute 1 second of operation, the clock runs fast if the 128-Hz clock frequency is high and slow if the 128-Hz clock frequency is low.

The time error adjustment functions include:

- Automatic adjustment
- Adjustment by software

Use the RCR2.AADJE bit to select automatic adjustment or adjustment by software.

Adjustment by software is not supported in low-consumption clock mode.

22.3.8.1 Automatic adjustment

Enable automatic adjustment by setting the RCR2.AADJE bit to 1.

In normal operation mode, automatic adjustment is the addition or subtraction of the value counted by the prescaler to or from the value in the RADJ register every time the adjustment period selected by the RCR2.AADJE bit elapses.



(1) Example 1: Sub-clock oscillator running at 32.769 kHz

Adjustment procedure

When the sub-clock oscillator is running at 32.769 kHz, 1 second elapses every 32769 clock cycles. The RTC is meant to run at 32768 clock cycles, so the clock runs fast by 1 clock cycle every second. The time on the clock is fast by 60 clock cycles per minute, so adjustment can take the form of setting the clock back by 60 cycles every minute.

Register settings when RCR2.CNTMD = 0:

- RCR2.AADJP = 0 (adjustment every minute)
- RADJ.PMADJ[1:0] = 10b (adjustment is performed by the subtraction from the prescaler)
- RADJ.ADJ[5:0] = 60 (0x3C)
- (2) Example 2: Sub-clock oscillator running at 32.766 kHz

Adjustment procedure

When the sub-clock oscillator is running at 32.766 kHz, 1 second elapses every 32766 clock cycles. The RTC is meant to run at 32768 clock cycles, so the clock runs slow by 2 clock cycles every second. The time on the clock is slow by 20 clock cycles every 10 seconds, so adjustment can take the form of setting the clock forward by 20 cycles every 10 seconds.

Register settings when RCR2.CNTMD = 0:

- RCR2.AADJP = 1 (adjustment every 10 seconds)
- RADJ.PMADJ[1:0] = 01b (adjustment is performed by the addition to the prescaler)
- RADJ.ADJ[5:0] = 20 (0x14)
- (3) Example 3: Sub-clock oscillator running at 32.764 kHz

Adjustment procedure

When the sub-clock oscillator is running at 32.764 kHz, 1 second elapses on 32764 clock cycles. Because the RTC operates for 32768 clock cycles as 1 second, the clock is delayed for 4 clock cycles per second. In 8 seconds, the delay is 32 clock cycles, therefore correction can be made by advancing the clock 32 clock cycles every 8 seconds.

Register settings when RCR2.CNTMD = 1:

- RCR2.AADJP = 1 (adjustment every 8 seconds)
- RADJ.PMADJ[1:0] = 01b (adjustment is performed by the addition to the prescaler)
- RADJ.ADJ[5:0] = 32 (0x20)

In low-consumption clock mode, automatic adjustment is the addition or subtraction of the value counted by the 64-Hz counter to or from the value in the RADJ register every time the adjustment period selected by the RCR2.AADJE bit elapses.

(4) Example 4 : Sub-clock oscillator running at 32.769 kHz

Adjustment procedure

The 128-Hz clock is generated from the sub-clock with 256 dividing ratio. When the sub-clock oscillator is running at 32.769 kHz, 1 second elapses in every 32769 sub-clock cycles, thus 32769/256 count source cycles. The RTC is meant to run at 32768/256 clock cycles, so the clock runs fast by 1/256 clock cycle every second. The time on the clock is fast by $(1/256) \times 3600$ clock cycles per hour, so adjustment can take the form of setting the clock back by $(1/256) \times 3600 = 14$ cycles every hour.

Register settings when RCR2.CNTMD = 0:

- RCR2.AADJP = 1 (adjustment every hour)
- RADJ.PMADJ[1:0] = 10b (adjustment is performed by the subtraction from the 64-Hz counter)
- RADJ.ADJ[5:0] = 14 (0x0E)



(5) Example 5: Sub-clock oscillator running at 32.764 kHz

Adjustment procedure

The 128-Hz clock is generated from the sub-clock with 256 dividing ratio. When the sub-clock oscillator runs at 32.764 kHz, 1 second elapses in every 32764 sub-clock cycles, thus 32764/256 count source cycles. Because the RTC operates for 32768/256 clock cycles as 1 second, the clock is delayed for 4/256 clock cycles per second. In 2048 seconds, the delay is $4/256 \times 2048 = 32$ clock cycles, therefore correction can be made by setting the clock for 32 clock cycles every 2048 seconds.

Register settings when RCR2.CNTMD = 1:

- RCR2.AADJP = 1 (adjustment every 2048 seconds)
- RADJ.PMADJ[1:0] = 01b (adjustment is performed by the addition to the 64-Hz counter)
- RADJ.ADJ[5:0] = 32 (0x20)

22.3.8.2 Adjustment by software

Enable adjustment by software by setting the RCR2.AADJE bit to 0. Adjustment by software is the addition or subtraction of the value counted by the prescaler to or from the value in the RADJ register on execution of a write instruction to the RADJ register.

(1) Example 1: Sub-clock oscillator running at 32.769 kHz

Adjustment procedure

When the sub-clock oscillator is running at 32.769 kHz, 1 second elapses every 32769 clock cycles. The RTC is meant to run at 32768 clock cycles, so the clock runs fast by 1 clock cycle every second. The time on the clock is fast by 1 clock cycle per second, so adjustment can take the form of setting the clock back by 1 cycle every second.

Register settings

- RADJ.PMADJ[1:0] = 10b (adjustment is performed by the subtraction from the prescaler)
- RADJ.ADJ[5:0] = 1 (0x01) This is written to the RADJ register once per 1-second interrupt.

22.3.8.3 Procedure to change the mode of adjustment

When changing the mode of adjustment, change the value of the AADJE bit in RCR2 after setting the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).

To change adjustment by software to automatic adjustment:

- 1. Set the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).
- 2. Set the RCR2.AADJE bit to 1 (automatic adjustment is enabled).
- 3. Use the RCR2.AADJP bit to select the period of adjustment.
- 4. In RADJ, set the PMADJ[1:0] bits for addition or subtraction and the ADJ[5:0] bits to the value for use in time error adjustment.

To change automatic adjustment to adjustment by software:

- 1. Set the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).
- 2. Set the RCR2.AADJE bit to 0 (adjustment by software is enabled).
- 3. Proceed with the adjustment by setting the RADJ.PMADJ[1:0] bits for addition or subtraction and the RADJ.ADJ[5:0] bits to the value for use in time error adjustment at the wanted time. After that, the time is adjusted every time a value is written to the RADJ register.

22.3.8.4 Procedure to stop adjustment

Stop the adjustment by setting the RADJ.PMADJ[1:0] bits to 00b (adjustment is not performed).



22.4 Interrupt Sources

The RTC has three interrupt sources, as listed in Table 22.3.

Table 22.3 RTC interrupt sources

Name	Interrupt source
RTC_ALM	Alarm interrupt
RTC_PRD	Periodic interrupt
RTC_CUP	Carry interrupt

(1) Alarm interrupt (RTC_ALM)

This interrupt is generated based on the comparison result between the alarm registers and RTC counters. For details, see section 22.3.6. Alarm Function.

The alarm interrupt is not supported in low-consumption clock mode.

Because there is a possibility that the interrupt flag might be set to 1 when the settings of the alarm registers match the clock counters, wait for the alarm time settings to be confirmed and clear the IELSRn.IR flag and the interrupt Set-Pending Register associated with the RTC_ALM interrupt to 0 again after modifying values of the alarm registers. After the interrupt flag for the alarm interrupt is set to 1 and the state is returned to mismatching of the alarm registers and clock counters, the flag is not 1 again until there is another match or the values of the alarm registers are modified again.



Figure 22.9 Timing for the alarm interrupt (RTC_ALM)

(2) Periodic interrupt (RTC_PRD)

This interrupt is generated at intervals of 2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, 1/128 second, or 1/256 second. The interrupt interval can be selected in the RCR1.PES[3:0] bits.

Note: The interrupt generated at intervals of 1/64 second, 1/128 second, or 1/256 second is not supported in lowconsumption clock mode.

(3) Carry interrupt (RTC_CUP)

This interrupt is generated when a carry to the second counter/binary counter 0 occurred or a carry to the R64CNT counter occurred during read access to the 64-Hz counter.

The carry interrupt is not supported in low-consumption clock mode.

Figure 22.10 shows the timing of the carry interrupt (RTC_CUP).





Figure 22.10 Timing for the carry interrupt (RTC_CUP)

22.5 Event Link Output

The RTC generates periodic event output (RTC_PRD) event signal for the ELC that can be used to initiate operations by other modules selected in advance.

Note: The event link output function is not supported in low-consumption clock mode. Therefore, you must disable the ELC link function of the RTC in low-consumption clock mode.

The periodic event signal is output at the interval selected from 1/256, 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2, 1, and 2 seconds by setting the RCR1.PES[3:0] bits.

The event generation period immediately after the event generation is selected is not guaranteed.

Note: If event linking from the RTC is used, only set the ELC after setting the RTC, for example initialization and time settings. Setting the RTC after the ELC can lead to output of unexpected event signals.

22.5.1 Interrupt Handling and Event Linking

The RTC has a bit to enable or disable periodic interrupts. An interrupt request signal is output to the CPU when an interrupt source is generated while the associated enable bit is enabled.

In contrast, an event link output signal is sent to other modules as an event signal through the ELC when an interrupt source is generated, regardless of the setting of the associated interrupt enable bit.

Note: Although alarm and periodic interrupts can still be output during Software Standby mode, the periodic event signals for the ELC are not output.

22.6 Usage Notes

22.6.1 Register Writing during Counting

The following registers should not be written to during counting, that is, while the RCR2.START bit is 1:

- RSECCNT/BCNT0
- RMINCNT/BCNT1
- RHRCNT/BCNT2
- RDAYCNT
- RWKCNT/BCNT3



- RMONCNT
- RYRCNT
- RCR1.RTCOS
- RCR2.RTCOE
- RCR2.HR24
- RFRL

The counter should be stopped before writing to any of these registers.

22.6.2 Use of Periodic Interrupts

Figure 22.11 shows the procedure for using periodic interrupts.

The generation and period of the periodic interrupt can be changed by setting the RCR1.PES[3:0] bits. However, because the prescaler R64CNT and RSECCNT/BCNT0 are used to generate interrupts, the interrupt period is not guaranteed immediately after setting the RCR1.PES[3:0] bits.

In addition, any of the following operation can affect the interrupt period:

- Stopping/restarting or resetting counter operation
- Reset by RTC software
- 30-second adjustment by changing the RCR2 value

When the time error adjustment function is used, the interrupt generation period after adjustment is added or subtracted based on the adjustment value.



Figure 22.11 Using the periodic interrupt function

22.6.3 RTCOUT (1-Hz/64-Hz) Clock Output

Stopping/restarting or resetting counter operation, reset by RTC software, and the 30-second adjustment by changing the RCR2 value affects the period of RTCOUT (1-Hz/64-Hz) output. When the time error adjustment function is used, the period of RTCOUT (1-Hz/64-Hz) output after adjustment is added or subtracted based on the adjustment value.



22.6.4 Transitions to Low Power Modes after Setting Registers

A transition to a low power state (Software Standby mode) during a write to an RTC register might corrupt the value of the register. After setting the register, confirm that the setting is in place before initiating a transition to a low power state.

22.6.5 Notes on Writing to and Reading from Registers

- When reading a counter register such as the second counter after writing to the counter register, follow the procedure in section 22.3.5. Reading 64-Hz Counter and Time.
- The value written to the count registers, alarm registers, year alarm enable register, bits RCR2.AADJE, AADJP, and HR24, RCR4 register, or frequency register is reflected when fourth read operations are performed after writing.
- The values written to the RCR1.CIE, RCR1.RTCOS, and RCR2.RTCOE bits can be read immediately after writing.
- To read the value from the timer counter after returning from a reset or a period in Software Standby mode, wait for 1/128 second while the clock is operating (RCR2.START bit = 1).
- After a reset is generated, write to the RTC register after 6 cycles of the count source clock have elapsed.
- Writing or reading is not available if LSMRWDIS.RTCRWDIS bit = 1. Wait for 2 cycles of count source before reading the SFR when LSMRWDIS.RTCRWDIS bit changes from 1 to 0. For details on LSMRWDIS.RTCRWDIS, see section 10.2.15. LSMRWDIS : Low Speed Module R/W Disable Control Register.

22.6.6 Changing the Count Mode

When changing the count mode (calendar count mode/binary count mode), set the RCR2.START bit to 0, stop the counting operation, then start it again from the initial setting. For details on the initial setting, see section 22.3.1. Outline of Initial Settings of Registers after Power On.

22.6.7 Initialization Procedure When the RTC Is Not to Be Used

Registers in the RTC are not initialized by a reset. Depending on the initial state, the generation of an unintentional interrupt request or operation of the counter might lead to increased power consumption.

For applications that do not require a realtime clock, initialize the registers by following the initialization procedure shown in Figure 22.12.

Alternatively, when the sub-clock oscillator is not used as the system clock or realtime clock, the counter can be stopped by writing 0 (sub-clock oscillator is selected) to the RCR4.RCKSEL bit and stopping the sub-clock oscillator. To stop the sub-clock oscillator, write 1 to the SOSCCR.SOSTP bit.

For details on the setting of the SOSCCR.SOSTP bit, see section 8, Clock Generation Circuit.





Figure 22.12 Initialization procedure



23. Watchdog Timer (WDT)

WDT specifications

23.1 Overview

Table 23.1

The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt or watchdog timer reset.

Table 23.1 lists the WDT specifications and Figure 23.1 shows a block diagram.

	Parameter	Specifications					
	Count source ^{*1}	Peripheral clock (PCLKB)					
ľ	Clock division ratio	Division by 4, 64, 128, 512, 2048, or 819					
	Counter operation	Counting down using a 14 bit down cour					

Clock division ratio	Division by 4, 64, 128, 512, 2048, or 8192
Counter operation	Counting down using a 14-bit down-counter
Condition for starting the counter	 Auto start mode: Counting automatically starts after a reset or after an underflow or refresh error occurs Register start mode: Counting is started with a refresh by writing to the WDTRR register
Conditions for stopping the counter	 Reset (the down-counter and other registers return to their initial values) A counter underflows or a refresh error is generated
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Watchdog timer reset sources	 Down-counter underflows Refreshing outside the refresh-permitted period (refresh error)
Non-maskable interrupt/interrupt sources	 Down-counter underflows Refreshing outside the refresh-permitted period (refresh error)
Reading of the counter value	The down-counter value can be read by the WDTSR register
Event link function (output)	 Down-counter underflow event output Refresh error event output
Output signal (internal signal)	 Reset output Interrupt request output Sleep-mode count stop control output

Note 1. Satisfy the frequency of the peripheral module clock (PCLKB) ≥ 4 × (the frequency of the count clock source after division).



RA2L1 User's Manual

23. Watchdog Timer (WDT)



23.2 Register Descriptions

5 1

23.2.1 WDTRR : WDT Refresh Register

Base address:	WDT =	0x4004_	4200					
Offset address:	0x00							
Bit position:	7							0
Bit field:								
/alue after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
7:0	n/a	The down-counter is refreshed by writing 0x00 and then writing 0xFF to this register.	R/W

The WDTRR register refreshes the down-counter of the WDT.

The down-counter of the WDT is refreshed by writing 0x00 and then writing 0xFF to WDTRR register (refresh operation) within the refresh-permitted period.

After the down-counter is refreshed, it starts counting down from the value selected by setting the WDT Timeout Period Select bits (OFS0.WDTTOPS[1:0]) in the Option Function Select Register 0 in auto start mode. In register start mode, counting down starts from the value selected by setting the Timeout Period Select bits (WDTCR.TOPS[1:0]) in the WDT Control Register.

When 0x00 is written, the read value is 0x00. When a value other than 0x00 is written, the read value is 0xFF. For details of the refresh operation, see section 23.3.3. Refresh Operation.



23.2.2 WDTCR : WDT Control Register

Base address: WDT = 0x4004_4200

Offset address: 0x02

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	RPS	S[1:0]	_	_	RPE	G[1:0]		CKS	[3:0]		_	_	TOPS	6[1:0]
Value after reset:	0	0	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Bit	Symbol	Function	R/W
1:0	TOPS[1:0]	Timeout Period Select 0 0: 1024 cycles (0x03FF) 0 1: 4096 cycles (0x0FFF) 1 0: 8192 cycles (0x1FFF) 1 1: 16384 cycles (0x3FFF)	R/W
3:2	—	These bits are read as 0. The write value should be 0.	R/W
7:4	CKS[3:0]	Clock Division Ratio Select 0x1: PCLKB/4 0x4: PCLKB/64 0xF: PCLKB/128 0x6: PCLKB/512 0x7: PCLKB/2048 0x8: PCLKB/8192 Others: Setting prohibited	R/W
9:8	RPES[1:0]	Window End Position Select 0 0: 75% 0 1: 50% 1 0: 25% 1 1: 0% (do not specify window end position).	R/W
11:10	—	These bits are read as 0. The write value should be 0.	R/W
13:12	RPSS[1:0]	Window Start Position Select 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100% (do not specify window start position).	R/W
15:14	—	These bits are read as 0. The write value should be 0.	R/W

The WDTCR register is used to set the clock division ratio, and window start and end positions for refresh, and the timeout period until the down-counter underflows in register start mode.

Some constraints apply to writes to the WDTCR register. For details, see section 23.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the settings in the WDTCR register are disabled, and the settings in the Option Function Select Register 0 (OFS0) are enabled. The settings for the WDTCR register can also be made in the OFS0 register. For details, see section 23.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

TOPS[1:0] bits (Timeout Period Select)

The TOPS[1:0] bits select the timeout period, the period until the down-counter underflows, from 1024, 4096, 8192, and 16384 cycles, taking the divided clock specified in the CKS[3:0] bits as 1 cycle. After the down-counter is refreshed, the combination of the CKS[3:0] and TOPS[1:0] bits determines the number of PCLKB cycles until the counter underflows.

Table 23.2 lists the relationship between the CKS[3:0] and TOPS[1:0] bit settings, the timeout period, and the number of PCLKB cycles.



CKS[3:0] bits	TOPS[1:0] bits	Clock division ratio	Timeout period (number of cycles)	PCLKB clock cycles
0x1	00b	PCLKB/4	1024	4096
	01b		4096	16384
	10b		8192	32768
	11b		16384	65536
0x4	00b	PCLKB/64	1024	65536
	01b		4096	262144
	10b		8192	524288
	11b		16384	1048576
0xF 00b 01b 10b	00b	PCLKB/128	1024	131072
	01b		4096	524288
	10b		8192	1048576
	11b		16384	2097152
0x6	00b	PCLKB/512	1024	524288
	01b		4096	2097152
	10b		8192	4194304
	11b		16384	8388608
0x7	00b	PCLKB/2048	1024	2097152
	01b		4096	8388608
	10b		8192	16777216
	11b		16384	33554432
0x8	00b	PCLKB/8192	1024	8388608
	01b		4096	33554432
	10b		8192	67108864
	11b		16384	134217728

Table 23.2 Timeout period settings

CKS[3:0] bits (Clock Division Ratio Select)

The CKS[3:0] bits specify the division ratio of the clock used for the down-counter. The division ratio can be selected from the PCLKB divided by 4, 64, 128, 512, 2048, and 8192. Combined with the TOPS[1:0] bit setting, this allows the WDT to be configured to a count period between 4096 and 134217728 PCLKB clock cycles.

RPES[1:0] bits (Window End Position Select)

The RPES[1:0] bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. Set the window end position to a value less than the value for the window start position (window start position > window end position). If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

RPSS[1:0] bits (Window Start Position Select)

The RPSS[1:0] bits specify the window start position that indicates the refresh-permitted period. 100%, 75%, 50%, or 25% of the timeout period can be selected for the window start position. Set the window start position to a value greater than the value for the window end position. If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

Table 23.3 lists the counter values for the window start and end positions, and Figure 23.2 shows the refresh-permitted period set in the RPSS[1:0], RPES[1:0], and TOPS[1:0] bits.



	Timeout period		Window start and end counter value						
TOPS[1:0]	Cycles	Counter value	100%	75%	50%	25%			
00b	1024	0x03FF	0x03FF	0x02FF	0x01FF	0x00FF			
01b	4096	0x0FFF	0x0FFF	0x0BFF	0x07FF	0x03FF			
10b	8192	0x1FFF	0x1FFF	0x17FF	0x0FFF	0x07FF			
11b	16384	0x3FFF	0x3FFF	0x2FFF	0x1FFF	0x0FFF			

Table 23.3 Relationship between the timeout period and window start and end counter values



Note: If window end position setting \geq window start position setting, the window end position setting is set to 0%.

Figure 23.2 RPSS[1:0] and RPES[1:0] bits setting and refresh-permitted period

23.2.3 WDTSR : WDT Status Register

Base address:	WDT =	0x4004_4	4200													
Offset address: 0x04																
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	REFE F	UNDF F		CNTVAL[13:0]												
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
13:0	CNTVAL[13:0]	Down-Counter Value Value counted by the down-counter	R
14	UNDFF	Underflow Flag 0: No underflow occurred 1: Underflow occurred	R/W ^{*1}



Bit	Symbol	Function	R/W
15	REFEF	Refresh Error Flag	R/W ^{*1}
		1: Refresh error occurred	

Note 1. Only 0 can be written to clear the flag.

The WDTSR register indicates the counter value of the down-counter and the status of whether an underflow or refresh error occurred in the down-counter.

CNTVAL[13:0] bits (Down-Counter Value)

Read the CNTVAL[13:0] bits to confirm the value of the down-counter. The read value might differ from the actual count by 1.

UNDFF flag (Underflow Flag)

Read the UNDFF flag to confirm whether an underflow occurred in the counter. A value of 1 indicates that the down counter underflowed. Write 0 to the flag to set the value to 0. Writing 1 has no effect.

Clearing of the UNDFF flag takes (N+1) PCLKB cycles. In addition, clearing of the flag is ignored for (N+1) PCLKB cycles after an underflow. N is specified in the WDTCR.CKS[3:0] bits as follows:

- When WDTCR.CKS[3:0] = 0x1, N = 4
- When WDTCR.CKS[3:0] = 0x4, N = 64
- When WDTCR.CKS[3:0] = 0xF, N = 128
- When WDTCR.CKS[3:0] = 0x6, N = 512
- When WDTCR.CKS[3:0] = 0x7, N = 2048
- When WDTCR.CKS[3:0] = 0x8, N = 8192

REFEF flag (Refresh Error Flag)

Read the REFEF flag to confirm whether a refresh error occurred, indicating that a refresh operation was performed during a prohibited period. A value of 1 indicates that a refresh error occurred. Write 0 to the flag to set the value to 0. Writing 1 has no effect.

Clearing of the REFEF flag takes (N+1) PCLKB cycles. In addition, clearing of the flag is ignored for (N+1) PCLKB cycles after a refresh error. N is specified in the WDTCR.CKS[3:0] bits as follows:

- When WDTCR.CKS[3:0] = 0x1, N = 4
- When WDTCR.CKS[3:0] = 0x4, N = 64
- When WDTCR.CKS[3:0] = 0xF, N = 128
- When WDTCR.CKS[3:0] = 0x6, N = 512
- When WDTCR.CKS[3:0] = 0x7, N = 2048
- When WDTCR.CKS[3:0] = 0x8, N = 8192

23.2.4 WDTRCR : WDT Reset Control Register

```
Base address: WDT = 0x4004_4200
Offset address: 0x06
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	RSTIR QS	_	_	_		_	_	_
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
7	RSTIRQS	WDT Behavior Selection	R/W
		0: Interrupt	
		1: Reset	

The WDTRCR register controls reset output by a WDT down-counter underflow or interrupt request output.

Some constraints apply to writes to the WDTRCR register. For details, see section 23.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the WDTRCR register settings are disabled, and the settings in the Option Function Select register 0 (OFS0) are enabled. The settings for the WDTRCR register can also be made for the OFS0 register. For details, see section 23.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

23.2.5 WDTCSTPR : WDT Count Stop Control Register

Base address: WDT = 0x4004_4200

Offset address: 0x08



Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W
7	SLCSTP	Sleep-Mode Count Stop Control Register	R/W
		0: Disable count stop	
		1: Stop count on transition to Sleep mode	

The WDTCSTPR register controls whether to stop the WDT counter in Sleep mode. Some constraints apply to writes to the WDTCSTPR register. For details, see section 23.3.2. Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers.

In auto start mode, the WDTCSTPR register settings are disabled, and the settings in the Option Function Select register 0 (OFS0) are enabled. The settings for the WDTCSTPR register can also be made for the OFS0 register. For details, see section 23.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

SLCSTP bit (Sleep-Mode Count Stop Control Register)

The SLCSTP bit selects whether to stop counting on transition to Sleep mode.

23.2.6 Option Function Select Register 0 (OFS0)

For information on the OFS0 register, see section 23.3.8. Association between Option Function Select Register 0 (OFS0) and WDT Registers.

23.3 Operation

23.3.1 Count Operation in each Start Mode

The WDT has two start modes:

- Auto start mode, in which counting automatically starts after a release from the reset state
- Register start mode, in which counting starts with a refresh by writing to the register.

In auto start mode, counting automatically starts after a release from the reset state according to the settings in the Option Function Select register 0 (OFS0) in the flash.

In register start mode, counting starts with a refresh by writing to the WDTRR register after the respective registers are set after a release from the reset state.



Select auto start mode or register start mode by setting the WDT Start Mode Select bit (OFS0.WDTSTRT) in the OFS0 register.

When the auto start mode is selected, the settings in the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are disabled while the settings in the OFS0 register are enabled.

When the register start mode is selected, the setting for the OFS0 register is disabled while the settings for the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are enabled.

23.3.1.1 Register start mode

When the WDT Start Mode Select bit (OFS0.WDTSTRT) is 1, register start mode is selected, the OFS0 register setting is invalid, and the WDT control register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are enabled.

After the reset state is released, set the following:

- Clock division ratio in the WDTCR register
- Window start and end positions in the WDTCR register
- Timeout period in the WDTCR register
- Reset output or interrupt request output in the WDTRCR register
- Counter stop control during transitions to Sleep mode in the WDTCSTPR register

The WDT refresh register (WDTRR) refreshes the down counter. As a result, the downcount starts at the value set by the timeout period selection bit (WDTCR.TOPS[1:0]).

Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and counting down continues. The WDT does not output the reset signal or non-maskable interrupt request/interrupt request as long as counting continues. However, if the down-counter underflows because the down-counter cannot be refreshed due to a program runaway, or if a refresh error occurs because the counter was refreshed outside the refresh-permitted period, the WDT outputs the reset signal or a non-maskable interrupt request (WDT_NMIUNDF). Reset output or interrupt request output can be selected in the WDT Reset Interrupt Request Select bit (WDTRCR.RSTIRQS). The interrupt enabled for operating the NMI can be selected in the WDT Underflow/Refresh Error Interrupt Enable bit (NMIER.WDTEN).

Figure 23.3 shows an example of operation under the following conditions:

- Register start mode (OFS0.WDTSTRT = 1)
- WDT reset interrupt request selection (WDTRCR.RSTIRQS = 1)
- The window start position is 75% (WDTCR.RPSS[1:0] = 10b)
- The window end position is 25% (WDTCR.RPES[1:0] = 10b)





Figure 23.3 Operation example in register start mode

23.3.1.2 Auto start mode

When the WDT Start Mode Select bit (OFS0.WDTSTRT) in the Option Function Select Register 0 (OFS0) is 0, auto start mode is selected, the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), and WDT Count Stop Control Register (WDTCSTPR) are disabled, and the settings in the OFS0 register are enabled.

Within the reset state, the setting values for the following in the Option Function Select Register 0 (OFS0) are set in the WDT registers:

- Clock division ratio
- Window start and end positions
- Timeout period
- Reset output or interrupt request
- Counter stop control during transition to Sleep mode

When the reset state is released, the down-counter automatically starts counting down from the value set in the WDT Timeout Period Select bits (OFS0.WDTTOPS[1:0]).

Thereafter, as long as the counter is refreshed in the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and counting down continues. The WDT does not output the reset signal or non-maskable interrupt request/interrupt request (WDT_NMIUNDF) as long as the counting continues. However, if the down-counter underflows



because refreshing of the down-counter is not possible due to a runaway program or if a refresh error occurs due to refreshing outside the refresh-permitted period, the WDT outputs the reset signal or non-maskable interrupt request/interrupt request (WDT_NMIUNDF).

After the reset signal or non-maskable interrupt request/interrupt request is generated, the counter reloads the timeout period after counting for 1 cycle. The value of the timeout period is set in the down-counter and counting restarts.

Reset output or interrupt request output can be selected by setting the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS). Non-maskable interrupt request or interrupt request can be selected in the WDT Underflow/ Refresh Error Interrupt Enable bit (NMIER.WDTEN).

Figure 23.4 shows an example of operation (non-maskable interrupt) under the following conditions:

- Auto start mode (OFS0.WDTSTRT = 0)
- WDT behavior selection: interrupt (OFS0.WDTRSTIRQS = 0)
- Non-maskable Interrupt: IWDT Underflow/Refresh Error Interrupt Enabled (NMIER.WDTEN = 1)
- The window start position is 75% (OFS0.WDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.WDTRPES[1:0] = 10b)





23.3.2 Controlling Writes to the WDTCR, WDTRCR, and WDTCSTPR Registers

Writing to the WDT Control Register (WDTCR), WDT Reset Control Register (WDTRCR), or WDT Count Stop Control Register (WDTCSTPR) is possible once each between the release from the reset state and the first refresh operation.

After a refresh (counting starts) or a write to WDTCR, WDTRCR or WDTCSTPR register, the protection signal in the WDT becomes 1 to protect WDTCR, WDTRCR and WDTCSTPR register against subsequent write attempts. This protection is released by the reset source of the WDT. With other reset sources, the protection is not released.

Figure 23.5 shows control waveforms produced in response to writing to the WDTCR.





23.3.3 Refresh Operation

To refresh the down counter and start the counting operation, write to the WDT Refresh Register (WDTRR) in the order of values from 0x00 to 0xFF. If a value other than 0xFF is written after 0x00, the down-counter is not refreshed. If an invalid value is written, refreshing is performed normally by writing to the WDTRR register in the order of values from 0x00 to 0xFF.

Correct refreshing is also performed when a register other than WDTRR is accessed or WDTRR is read between writing 0x00 and writing 0xFF to WDTRR. Writes to refresh the counter must be made within the refresh-permitted period, and this is determined by the 0xFF write. For this reason, correct refreshing is performed even when 0x00 is written outside the refresh-permitted period.

[Example write sequences that are valid for refreshing the counter]

- $0x00 \rightarrow 0xFF$
- $0x00 ((n-1)th time) \rightarrow 0x00 (nth time) \rightarrow 0xFF$
- $0x00 \rightarrow access to another register or read from WDTRR \rightarrow 0xFF$

[Example write sequences that are invalid for refreshing the counter]

- 0x23 (a value other than $0x00) \rightarrow 0xFF$
- $0x00 \rightarrow 0x54$ (a value other than 0xFF)
- $0x00 \rightarrow 0xAA (0x00 \text{ and a value other than } 0xFF) \rightarrow 0xFF$

After 0xFF is written to the WDT Refresh Register (WDTRR), refreshing the down-counter requires up to 4 cycles of the signal for counting. To meet this requirement, complete writing 0xFF to WDTRR 4 count cycles before the down-counter underflows.





Figure 23.6 shows the WDT refresh-operation waveforms when the clock division ratio is PCLKB/64.

Note: When setting the refresh time, consider the oscillation accuracy of the clock sources of the PCLKB and WDTCLK. Set values which ensure that refreshing is possible even when the frequency varies in the range of error of the oscillation accuracy.

23.3.4 Status Flags

The refresh error (WDTSR.REFEF) and underflow (WDTSR.UNDFF) flags retain the source of the interrupt request from the WDT. After a release from the interrupt request generation, read the WDTSR.REFEF and WDTSR.UNDFF flags to check for the interrupt source. For each flag, writing 0 clears the bit. Writing 1 has no effect. Leaving the status flags unchanged does not affect operation. If the flags are not cleared at the next interrupt request from the WDT, the earlier interrupt source is cleared and the new interrupt source is written. For the time period between when 0 is written in each flag and when its value is reflected, see section 23.2.3. WDTSR : WDT Status Register.

23.3.5 Reset Output

When the Reset Interrupt Select bit (WDTRCR.RSTIRQS) is set to 1 in register start mode, or when the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 1 in auto start mode, a reset signal is output for 1 cycle count when an underflow in the down-counter or a refresh error occurs.

In register start mode, the down-counter is initialized (all bits set to 0) and stopped in that state after output of a reset signal. After the reset state is released and the program is restarted, the counter is set up again and counting down starts again with a refresh. In auto start mode, counting down starts automatically after the reset state is released.

23.3.6 Interrupt Sources

When the Reset Interrupt Select bit (WDTRCR.RSTIRQS) is set to 0 in register start mode or when the WDT Reset Interrupt Request Select bit (OFS0.WDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 0 in auto start mode, an interrupt (WDT_NMIUNDF) signal is generated when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or an interrupt. For details, see section 12, Interrupt Controller Unit (ICU).



Table 23.4	WDT interrupt source
------------	----------------------

Name	Interrupt source	Interrupt to CPU	Start DTC
WDT_NMIUNDF	Down-counter underflowRefresh error	Possible	Not possible

23.3.7 Reading the Down-Counter Value

The WDT stores the counter value in the down-counter value bits (WDTSR.CNTVAL[13:0]) of the WDT Status Register. Check these bits to obtain the counter value. The read value of the down-counter might differ from the actual count by one.

Figure 23.7 shows the processing for reading the WDT down-counter value when the clock division ratio is PCLKB/64.



23.3.8 Association between Option Function Select Register 0 (OFS0) and WDT Registers

Table 23.5 lists the association between the Option Function Select Register 0 (OFS0) used in auto start mode, and the registers used in register start mode. Do not change the OFS0 register setting during WDT operation. For details on the Option Function Select Register 0 (OFS0), see section 6.2.1. OFS0 : Option Function Select Register 0.

Table 23.3 Association between Option Function Select Register 0 (OFS0) and the WDT regist	Table 23.5	Association between Option	n Function Select Register	0 (OFS0) and the WDT regist
--	------------	----------------------------	----------------------------	-----------------------------

Control target	Function	OFS0 register (enabled in auto start mode) OFS0.WDTSTRT = 0	WDT registers (enabled in register start mode) OFS0.WDTSTRT = 1
Down-counter	Timeout period selection	OFS0.WDTTOPS[1:0]	WDTCR.TOPS[1:0]
	Clock division ratio selection	OFS0.WDTCKS[3:0]	WDTCR.CKS[3:0]
	Window start position selection	OFS0.WDTRPSS[1:0]	WDTCR.RPSS[1:0]
	Window end position selection	OFS0.WDTRPES[1:0]	WDTCR.RPES[1:0]
Reset output or interrupt request output	Select a reset interrupt request	OFS0.WDTRSTIRQS	WDTRCR.RSTIRQS
Count stop	Sleep mode count stop control	OFS0.WDTSTPCTL	WDTCSTPR.SLCSTP



23.4 Output to the Event Link Controller (ELC)

The WDT is capable of a link operation for the previously specified module when interrupt request signal is used as an event signal by the ELC. The event signal is output by the counter underflow and refresh error. An event signal is output regardless of the setting of the Reset Interrupt Request Select bit (WDTRCR.RSTIRQS) in register start mode or auto start mode. An event signal can also be output when the next interrupt source is generated while the Refresh Error flag (WDTSR.REFEF) or Underflow flag (WDTSR.UNDFF) is 1. For details, see section 16, Event Link Controller (ELC).

23.5 Usage Notes

23.5.1 ICU Event Link Setting Register n (IELSRn) Setting

Setting 0x06 to ICU Event Link Setting Register n (ICU.IELSRn) is prohibited when WDT reset interrupt request selection resets (OFS0.WDTRSTIRQS = 0 or WDTRCR.RSTIRQS = 0) or when enabling event link operation (ELSRn.ELS[7:0] = 0x18).



24. Independent Watchdog Timer (IWDT)

24.1 Overview

The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.

The IWDT functions differ from those of the WDT in the following respects:

- The divided IWDT-dedicated clock (IWDTCLK) is used as the count source (not affected by PCLKB)
- IWDT does not support register start mode

Table 24.1 lists the IWDT specifications and Figure 24.1 shows a block diagram.

Parameter	Description
Count source ^{*1}	IWDT-dedicated clock (IWDTCLK)
Clock division ratio	Division by 1, 16, 32, 64, 128, or 256
Counter operation	Counting down using a 14-bit down-counter
Condition for starting the counter	Counting automatically starts after a reset
Conditions for stopping the counter	 Reset (the down-counter and other registers return to their initial values) A counter underflows or a refresh error is generated (counting restarts automatically).
Window function	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)
Reset output sources	Down-counter underflowsRefreshing outside the refresh-permitted period (refresh error).
Non-maskable interrupt/interrupt sources	 Down-counter underflows Refreshing outside the refresh-permitted period (refresh error).
Reading the counter value	The down-counter value can be read by the IWDTSR register
Event link function	Down-counter underflow event outputRefresh error event output.
Output signal (internal signal)	 Reset output Interrupt request output Sleep-mode count stop control output.
Auto start mode	 Configurable to the following triggers: Clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits) Timeout period of the Independent Watchdog Timer (OFS0.IWDTTOPS[1:0] bits) Window start position in the Independent Watchdog Timer (OFS0.IWDTRPSS[1:0] bits) Window end position in the Independent Watchdog Timer (OFS0.IWDTRPSS[1:0] bits) Reset output or interrupt request output (OFS0.IWDTRSTIRQS bit) Down-count stop function at transition to Sleep, Snooze, or Software Standby mode (OFS0.IWDTSTPCTL bit).

Table 24.1 IWDT specifications

Note 1. Satisfy the frequency of the peripheral module clock (PCLKB) ≥ 4 × (the frequency of the count clock source after division).

The bus interface and registers operate with PCLKB, and the 14-bit counter and control circuits operate with IWDTCLK.





Figure 24.1 IWDT block diagram

24.2 Register Descriptions

24.2.1 IWDTRR : IWDT Refresh Register

Base address:	IWDT =	0x4004_	4400					
Offset address:	0x00							
Bit position:	7							0
Bit field:								
Value after reset:	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
7:0	n/a	The down-counter is refreshed by writing 0x00 and then writing 0xFF to this register	R/W

The IWDTRR register refreshes the down-counter of the IWDT. The down-counter of the IWDT is refreshed by writing 0x00 and then writing 0xFF to IWDTRR (refresh operation) within the refresh-permitted period. After the down-counter is refreshed, it starts counting down from the value selected in the IWDT Timeout Period Select bits (OFS0.IWDTTOPS[1:0]) in the Option Function Select Register 0 (OFS0).

When 0x00 is written, the read value is 0x00. When a value other than 0x00 is written, the read value is 0xFF. For details of the refresh operation, see section 24.3.2. Refresh Operation.



24.2.2 IWDTSR : IWDT Status Register

Base address: I	WDT = 0x4004_	4400
-----------------	---------------	------

```
Offset address: 0x04
```

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	REFE F	UNDF F				CNTVAL[13:0]										
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
13:0	CNTVAL[13:0]	Down-counter Value Value counted by the down-counter	R
14	UNDFF	Underflow Flag 0: No underflow occurred 1: Underflow occurred	R/W ^{*1}
15	REFEF	Refresh Error Flag 0: No refresh error occurred 1: Refresh error occurred	R/W ^{*1}

Note 1. Only 0 can be written to clear the flag.

The IWDTSR register indicates the counter value of the down-counter and whether an underflow or refresh error occurred in the down-counter.

CNTVAL[13:0] bits (Down-counter Value)

Read the CNTVAL[13:0] bits to confirm the value of the down-counter. The read value might differ from the actual count by 1.

UNDFF flag (Underflow Flag)

Read the UNDFF flag to confirm whether an underflow occurred in the down-counter. The value 1 indicates that the down-counter underflowed. Write 0 to the UNDFF flag to set the value to 0. Writing 1 has no effect.

Clearing of the UNDFF flag takes (N + 2) IWDTCLK cycles and 2 PCLKB cycles. In addition, clearing of this flag is ignored for (N + 2) IWDTCLK cycles after an underflow. N is specified in the IWDTCKS[3:0] bits as follows:

- When OFS0.IWDTCKS[3:0] = 0x0, N = 1
- When OFS0.IWDTCKS[3:0] = 0x2, N = 16
- When OFS0.IWDTCKS[3:0] = 0x3, N = 32
- When OFS0.IWDTCKS[3:0] = 0x4, N = 64
- When OFS0.IWDTCKS[3:0] = 0xF, N = 128
- When OFS0.IWDTCKS[3:0] = 0x5, N = 256.

REFEF flag (Refresh Error Flag)

Read the REFEF flag to confirm whether a refresh error occurred. This indicates that a refresh operation was performed during a prohibited period. The value 1 indicates that a refresh error occurred. Write 0 to the REFEF flag to set the value to 0. Writing 1 has no effect.

Clearing of the REFEF flag takes (N + 2) IWDTCLK cycles and 2 PCLKB cycles. In addition, clearing of this flag is ignored for (N + 2) IWDTCLK cycles following a refresh error. N is specified in the IWDTCKS[3:0] bits as follows:

- When OFS0.IWDTCKS[3:0] = 0x0, N = 1
- When OFS0.IWDTCKS[3:0] = 0x2, N = 16
- When OFS0.IWDTCKS[3:0] = 0x3, N = 32
- When OFS0.IWDTCKS[3:0] = 0x4, N = 64
- When OFS0.IWDTCKS[3:0] = 0xF, N = 128
- When OFS0.IWDTCKS[3:0] = 0x5, N = 256.



24.2.3 OFS0 : Option Function Select Register 0

For information on the Option Function Select Register 0 (OFS0), see section 6.2.1. OFS0 : Option Function Select Register 0.

IWDTTOPS[1:0] bits (IWDT Timeout Period Select)

The IWDTTOPS[1:0] bits select the timeout period, that is, the period until the down-counter underflows, from 128, 512, 1024, or 2048 cycles, taking the divided clock specified in the IWDTCKS[3:0] bits as 1 cycle.

After the down-counter is refreshed, the combination of the IWDTCKS[3:0] and IWDTTOPS[1:0] bits determines the number of IWDTCLK cycles until the counter underflows.

Table 24.2 lists the relationship between the IWDTCKS[3:0] and IWDTTOPS[1:0] bit settings, the timeout period, and the number of IWDTCLK cycles.

IWD	ICKS[3:	0] bits		IWDT :0] bit	TOPS[1 s	Clock division ratio	Timeout period (number of cycles)	IWDTCLK cycles
b7	b6	b5	b4	b1	b0]		
0	0	0	0	0	0	IWDTCLK	128	128
				0	1		512	512
				1	0		1024	1024
				1	1		2048	2048
0	0	1	0	0	0	IWDTCLK/16	128	2048
				0	1		512	8192
				1	0		1024	16384
				1	1		2048	32768
0	0	1	1	0	0	IWDTCLK/32	128	4096
				0	1		512	16384
				1	0		1024	32768
				1	1		2048	65536
0	1	0	0	0	0	IWDTCLK/64	128	8192
				0) 1	512	32768	
				1	0		1024	65536
				1	1		2048	131072
1	1	1	1	0	0	IWDTCLK/128	128	16384
				0	1		512	65536
				1	0		1024	131072
				1	1		2048	262144
0	1	0	1	0	0	IWDTCLK/256	128	32768
				0	1		512	131072
				1	0		1024	262144
				1	1		2048	524288

Table 24.2 Timeout period settings

IWDTCKS[3:0] bits (IWDT-Dedicated Clock Frequency Division Ratio Select)

The IWDTCKS[3:0] bits specify the division ratio of the clock used for the down-counter. The division ratio can be selected from the IWDT-dedicated clock (IWDTCLK) divided by 1, 16, 32, 64, 128, and 256. Combined with the IWDTTOPS[1:0] bit setting, the IWDT can be configured to a count period between 128 and 524,288 IWDTCLK cycles.



IWDTRPES[1:0] bits (IWDT Window End Position Select)

The IWDTRPES[1:0] bits specify the window end position that indicates the refresh-permitted period. 75%, 50%, 25%, or 0% of the timeout period can be selected for the window end position. Set the window end position to a value less than the window start position (window start position > window end position). If the window start position is set to a value less than or equal to the window end position, the window start position setting is enabled and the window end position is set to 0%.

IWDTRPSS[1:0] bits (IWDT Window Start Position Select)

The IWDTRPSS[1:0] bits specify the window start position that indicates the refresh-permitted period. 100%, 75%, 50%, or 25% of the timeout period can be selected for the window start position. Set the window start position to a value greater than the window end position. If the window start position is set to a value less than or equal to the window end position, the window start position is set to 0%.

Table 24.3 lists the counter values for the window start and end positions, and Figure 24.2 shows the refresh-permitted period set in the IWDTRPSS[1:0], IWDTRPES[1:0], and IWDTTOPS[1:0] bits.

IWDTTOPS	6[1:0] bits	Timeout period		Window start and end counter value						
b1	b0	Cycles Counter value		100%	75%	50%	25%			
0	0	128	0x007F	0x007F	0x005F	0x003F	0x001F			
0	1	512	0x01FF	0x01FF	0x017F	0x00FF	0x007F			
1	0	1024	0x03FF	0x03FF	0x02FF	0x01FF	0x00FF			
1	1	2048	0x07FF	0x07FF	0x05FF	0x03FF	0x01FF			

Table 24.3 Relationship between the timeout period and window start and end counter values



Note: If window end position setting \geq window start position setting, the window end position setting is set to 0%.

Figure 24.2 IWDTRPSS[1:0] and IWDTRPES[1:0] bit settings and refresh-permitted period

IWDTRSTIRQS bit (IWDT Reset Interrupt Request Select)

The IWDTRSTIRQS bit specifies the behavior when an underflow or a refresh error occurs. Setting 1 selects reset output. Setting 0 selects interrupt.


IWDTSTPCTL bit (IWDT Stop Control)

The IWDTSTPCTL bit selects whether to stop counting on transition to Sleep, Snooze, or Software Standby mode.

24.3 Operation

24.3.1 Auto Start Mode

When the IWDT Start Mode Select bit (OFS0.IWDTSTRT) in the Option Function Select Register 0 is 0, auto start mode is selected, otherwise the IWDT is disabled.

Within the reset state, the setting values for the following in the Option Function Select Register 0 (OFS0) are set in the IWDT registers:

- Clock division ratio (OFS0.IWDTCKS[3:0])
- Window start and end positions (OFS0.IWDTRPSS[1:0], OFS0.IWDTRPES[1:0])
- Timeout period (OFS0.IWDTTOPS[1:0])
- Reset output or interrupt request (OFS0.IWDTRSTIRQS)

When the reset state is released, the counter automatically starts counting down from the value selected in the IWDT Timeout Period Select bits (OFS0.IWDTTOPS[1:0]).

After that, as long as the program continues normal operation and the counter is refreshed within the refresh-permitted period, the value in the counter is reset each time the counter is refreshed and down-counting continues. The IWDT does not output the reset signal as long as this procedure continues. However, if the counter underflows because the program crashed or because a refresh error occurred when an attempt is made to refresh outside the refresh-permitted period, the IWDT asserts the reset signal or non-maskable interrupt request/interrupt request (IWDT_NMIUNDF).

After the reset signal or non-maskable interrupt request/interrupt request is generated, the counter reloads the timeout period after counting for 1 cycle, the value of the timeout period is set in the down-counter and counting starts. The reset output or interrupt request output can be selected with the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS). The interrupt enabled for operating the NMI can be selected with the IWDT Underflow/Refresh Error Interrupt Enable bit (NMIER.IWDTEN).

Figure 24.3 shows an example of operation under the following conditions:

- Auto start mode (OFS0.IWDTSTRT = 0)
- IWDT behavior selection: interrupt (OFS0.IWDTRSTIRQS = 0)
- Non-maskable Interrupt: IWDT Underflow/Refresh Error Interrupt Enabled (NMIER.IWDTEN = 1)
- The window start position is 75% (OFS0.IWDTRPSS[1:0] = 10b)
- The window end position is 25% (OFS0.IWDTRPES[1:0] = 10b).





Figure 24.3 Operation example in auto start mode

24.3.2 Refresh Operation

To refresh the down counter and start the counting operation, write to the IWDT Refresh Register (IWDTRR) in the order of values from 0x00 to 0xFF. If a value other than 0xFF is written after 0x00, the down-counter is not refreshed. If an invalid value is written, refreshing is performed normally by writing to the IWDTRR register in the order of values from 0x00 to 0xFF.

When writes are made in the order of 0x00 (first time) \rightarrow 0x00 (second time), and if 0xFF is written after that, the writing order 0x00 \rightarrow 0xFF is satisfied. Writing 0x00 ((n - 1)th time) \rightarrow 0x00 (nth time) \rightarrow 0xFF is valid, and the refresh is performed correctly. Even when the first value written before 0x00 is not 0x00, correct refreshing is performed as long as the operation contains the write sequence of 0x00 \rightarrow 0xFF.

Correct refreshing is also performed regardless of whether a register other than IWDTRR is accessed or IWDTRR is read between writing 0x00 and writing 0xFF to IWDTRR. Writes to refresh the counter must be made within the refresh-permitted period. Whether writing is done within the refresh-permitted period is determined when 0xFF is written. For this reason, correct refreshing is performed even when 0x00 is written outside the refresh-permitted period.

[Example write sequences that are valid to refresh the counter]

- $0x00 \rightarrow 0xFF$
- $0x00 ((n 1)th time) \rightarrow 0x00 (nth time) \rightarrow 0xFF$
- $0x00 \rightarrow access to another register or read from IWDTRR \rightarrow 0xFF.$

[Example write sequences that are not valid to refresh the counter]

• 0x23 (a value other than $0x00) \rightarrow 0xFF$



- $0x00 \rightarrow 0x54$ (a value other than 0xFF)
- $0x00 \rightarrow 0xAA (0x00 \text{ and a value other than } 0xFF) \rightarrow 0xFF.$

After 0xFF is written to the IWDTRR register, refreshing the counter requires up to 4 cycles of the signal for counting (the IWDT-Dedicated Clock Frequency Division Ratio Select bits (OFS0.IWDTCKS[3:0]) to determine how many cycles of the IWDT-dedicated clock (IWDTCLK) make up 1 cycle for counting. To meet this requirement, writing 0xFF to the IWDTRR must be completed 4 count cycles before the end of the refresh-permitted period or a down-counter underflow. The value of the counter can be checked with the counter bits (IWDTSR.CNTVAL[13:0]).

[Example refreshing timings]

- When the window start position is set to 0x01FF, even if 0x00 is written to IWDTRR before 0x01FF is reached at (0x0202, for example), refreshing occurs if 0xFF is written to IWDTRR after the value of the IWDTSR.CNTVAL[13:0] bits reaches 0x01FF
- When the window end position is set to 0x01FF, refreshing occurs if 0x0203 (4 count cycles before 0x01FF) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 0x00 → 0xFF to IWDTRR
- When the refresh-permitted period continues until count 0x0000, refreshing can be performed immediately before an underflow. In this case, if 0x0003 (4 count cycles before an underflow) or a greater value is read from the IWDTSR.CNTVAL[13:0] bits immediately after writing 0x00 → 0xFF to IWDTRR, no underflow occurs and refreshing is performed.

Figure 24.4 shows the IWDT refresh-operation waveforms when PCLKB > IWDTCLK and the clock division ratio is IWDTCLK.



Figure 24.4 IWDT refresh operation waveforms when OFS0.IWDTCKS[3:0] = 0000b, OFS0.IWDTTOPS[1:0] = 11b

24.3.3 Status Flags

The refresh error (IWDTSR.REFEF) and underflow (IWDTSR.UNDFF) flags retain the source of the interrupt request from the IWDT. Therefore, after a release from the interrupt request generation, read the IWDTSR.REFEF and UNDFF flags to check for the interrupt source. For each flag, writing 0 clears the bit and writing 1 has no effect.

RENESAS

Leaving the status flags unchanged does not affect operation. If the flags are not cleared at the time of the next interrupt request from the IWDT, the earlier interrupt source is cleared and the new interrupt source is written. For the time period between when 0 is written in each flag and when its value is reflected, see section 24.2.2. IWDTSR : IWDT Status Register.

24.3.4 Reset Output

When the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 1, a reset signal is output when an underflow in the counter or a refresh error occurs. Counting down automatically starts after the reset output.

24.3.5 Interrupt Sources

When the IWDT Reset Interrupt Request Select bit (OFS0.IWDTRSTIRQS) in the Option Function Select Register 0 (OFS0) is set to 0, an interrupt (IWDT_NMIUNDF) signal occurs when an underflow in the counter or a refresh error occurs. This interrupt can be used as a non-maskable interrupt or an interrupt. For details, see section 12, Interrupt Controller Unit (ICU).

Table 24.4 IWDT interrupt se	source
------------------------------	--------

Name	Interrupt source	Interrupt to CPU	Start DTC		
IWDT_NMIUNDF	Down-counter underflowRefresh error	Possible	Not possible		

24.3.6 Reading the Down-Counter Value

As the counter is a IWDT-dedicated clock (IWDTCLK), the counter value cannot be read directly. The IWDT synchronizes the counter value with the peripheral clock (PCLKB) and stores it in the down-counter value bits

(IWDTSR.CNTVAL[13:0]) of the IWDT Status Register. Check these bits to obtain the counter value indirectly.

Reading the counter value requires multiple PCLKB clock cycles (up to 4 clock cycles), and the read counter value might differ from the actual counter value by a value of one count.

Figure 24.5 shows the processing for reading the IWDT counter value when PCLKB > IWDTCLK and the clock division ratio is IWDTCLK.



24.4 Output to the Event Link Controller (ELC)

The IWDT is capable of link operation for a specified module when the interrupt request signal is used as an event signal by the event link controller (ELC). The event signal is output by the counter underflow or refresh error.



An event signal is output regardless of the setting of the OFS0.IWDTRSTIRQS bit. An event signal can also be output at generation of the next interrupt source while the Refresh Error flag (IWDTSR.REFEF) or Underflow flag (IWDTSR.UNDFF) is 1. For details, see section 16, Event Link Controller (ELC).

24.5 Usage Notes

24.5.1 Refresh Operations

While configuring the refresh time, consider variations in the range of errors given the accuracy of PCLKB and IWDTCLK. Set values that ensure refreshing is possible.

24.5.2 Clock Division Ratio Setting

Satisfy the frequency of the peripheral module clock (PCLKB) $\ge 4 \times$ (the frequency of the count clock source after division).

24.5.3 Constraints on the ICU Event Link Setting Register n (IELSRn) Setting

Setting 0x03 to ICU Event Link Setting Register n (IELSRn.IELS[4:0]) is prohibited when enabling the IWDT reset assertion (OFS0.IWDTRSTIRQS = 0) or when enabling event link operation (ELSRn.ELS[7:0] = 0x17).



25. Serial Communications Interface (SCI)

25.1 Overview

The Serial Communications Interface (SCI) × 5 channels have asynchronous and synchronous serial interfaces:

- Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA))
- 8-bit clock synchronous interface
- Simple IIC (master-only)
- Simple SPI
- Smart card interface

The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. SCIn (n = 0) has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator.

In this section, PCLK refers to PCLKB.

Table 25.1 lists the SCI specifications, Figure 25.1 shows a block diagram of SCI, and Table 25.2 lists the I/O pins.

Table 25.1SCI specifications (1 of 2)

Parameter		Specifications						
Number of modules		5 (SCIn (n = 0 to 3, 9))						
Serial communication mode	es	 Asynchronous Clock synchronous Simple IIC Simple SPI Smart card interface 						
Transfer speed		Bit rate specifiable with the on-chip baud rate generator						
Full-duplex communication	S	 Transmitter: Continuous transmission possible using double-buffering Receiver: Continuous reception possible using double-buffering 						
Data transfer		Selectable as LSB-first or MSB-first transfer						
Interrupt sources		Transmit end, transmit data empty, receive data full, receive error, receive data ready, address match. Completion of generation of a start condition, restart condition, or stop condition. (for simple IIC mode)						
Module-stop function		Module-stop state can be set for each channel						
Snooze end request		SCI0 address mismatch (SCI0_DCUF)						
Clock synchronous mode	Data length	8 bits						
	Receive error detection	Overrun error						
	Clock source	Selectable to internal clock (master mode) or external clock (slave mode)						
	Hardware flow control	Transmission and reception controllable with CTSn_RTSn pins						
	Transmission and reception	Selectable to 1-stage register or 16-stage FIFO (only SCIn (n = 0) supports FIFO)						
Asynchronous mode	Data length	7, 8, or 9 bits						
	Transmission stop bit	1 or 2 bits						
	Parity	Even parity, odd parity, or no parity						
	Receive error detection	 Parity error Overrun error Framing error 						
	Hardware flow control	Transmission and reception controllable with CTSn_RTSn pins						
	Transmission and reception	Selectable to 1-stage register or 16-stage FIFO (SCIn (n = 0) supports FIFO)						



Table 25.1SCI specifications (2 of 2)

Parameter		Specifications						
	Address match	Interrupt request/event output can be issued upon detecting a match between received data and the value in the compare match register						
	Address mismatch (SCI0 only) receive data	Snooze end request can be issued when detecting a mismatch between the received data and the value in the compare match register						
	Start-bit detection	Selectable to low level or falling edge detection						
	Break detection	Breaks from framing errors detectable by read from SPTR register						
	Clock source	Selectable to internal or external clock						
	Double-speed mode	Baud rate generator double-speed mode is selectable						
	Multi-processor communications function	Serial communication enabled among multiple processors						
	Noise cancellation	Digital noise filters included on signal paths from the RXDn pin inputs						
Smart card interface mode	Error processing	Error signal can be automatically transmitted upon detecting a parity error during reception						
		Data can be automatically retransmitted upon receiving an error signal during transmission						
	Data type	Both direct and inverse convention supported						
Simple IIC mode	Transfer format	I ² C bus format (MSB-first only)						
Simple IIC mode	Operating mode	Master (single-master operation only)						
	Transfer rate	Up to 400 kbps						
	Noise cancellation	The signal paths from input on the SCLn and SDAn pins incorporate digital noise filters and provide an adjustable interval for noise cancellation						
Simple SPI mode	Data length	8 bits						
	Error detection	Overrun error						
	Clock source	Selectable to internal clock (master mode) or external clock (slave mode)						
	SSn input pin function	High impedance state can be invoked on the output pins by driving the SSn pin high.						
	Clock settings	Configurable among four clock phase and clock polarity settings						
Bit rate modulation function		Error reduction through correction of outputs from the on-chip baud rate generator						
Event link function		Error event output for receive error or error signal detection (SCIn_ERI) (n = 0 to 3, 9)						
		Receive data full event output (SCIn_RXI) (n = 0 to 3, 9)						
		Transmit data empty event output (SCIn_TXI) (n = 0 to 3, 9)						
		Address match event output (SCIn_AM) (n = 0 to 3, 9)						
		Transmit end event output (SCIn_TEI) (n = 0 to 3, 9)						



RA2L1 User's Manual



Figure 25.1 SCI block diagram

Table 25.2 SCI I/O pins

Function	Pin name	Input/ Output	Description
SCIn (n = 0 to 3, 9)	RXDn/SCLn/MISOn	Input/ Output	SCIn receive data input SCIn I ² C clock input/output SCIn slave transmit data input/output
	TXDn/SDAn/MOSIn	Input/ Output	SCIn transmit data output SCIn I ² C data input/output SCIn master transmit data input/output
	SSn/CTSn_RTSn	Input/ Output	SCIn chip select input, active-low SCIn transfer start control input/output, active-low
	SCKn	Input/ Output	SCIn clock input/output

25.2 Register Descriptions

25.2.1 RSR : Receive Shift Register

RSR is a shift register that receives serial data input from the RXDn pin and converts it into parallel data. When one frame of data is received, the data is automatically transferred to the RDR, RDRHL, or the receive FIFO register. The RSR register cannot be directly accessed by the CPU.



25.2.2 RDR : Receive Data Register

Base address:	SCI0 = SCIm =	SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)											
Offset address:	0x05	x05											
Bit position:	7	7 6 5 4 3 2 1											
Bit field:													
Value after reset:	0	0	0	0	0	0	0	0					

RDR is an 8-bit register that stores received data. When one frame of serial data is received, it is transferred from RSR to RDR, and the RSR register can receive more data. Because RSR and RDR function as a double buffer, continuous received operations can be performed.

Read the RDR only once after a receive data full interrupt (SCIn_RXI) occurs.

Note: If the next frame of data is received before reading the received data from RDR, an overrun error occurs. The CPU cannot write to the RDR.

25.2.3 RDRHL : Receive Data Register

Base address:	SCI0 = SCIm =	Cl0 = 0x4007_0000 Clm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)														
Offset address:	0x10	:10														
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	RDAT[8:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
8:0	RDAT[8:0]	Serial Receive Data	R
15:9	—	These bits are read as 0.	R

RDRHL is a 16-bit register that stores received data. Use this register when asynchronous mode and 9-bit data length are selected.

The lower 8 bits of RDRHL are the shadow register of RDR, so access to RDRHL affects the RDR register. Access to the RDRHL register is prohibited if 7-bit or 8-bit data length is selected.

After one frame of data is received, the received data is transferred from the RSR register to the RDR/RDRHL registers, allowing the RSR register to receive more data.

The RSR and RDRHL registers form a double-buffered structure to enable continuous reception. RDRHL should be read only when a receive data full interrupt (SCIn_RXI) request is issued. An overrun error occurs when the next frame of data is received before the received data is read from RDRHL. The CPU cannot write to the RDRHL register.

25.2.4 FRDRHL/FRDRH/FRDRL : Receive FIFO Data Register





Bit	Symbol	Function	R/W
8:0	RDAT[8:0]	Serial receive data Stores the serial receive data. Valid only in asynchronous mode, including multi-processor mode, and clock synchronous mode, and with FIFO selected.	R
9	МРВ	Multi-Processor Bit Flag Stores the value of the multi-processor bit in the serial receive data, RDAT[8:0]. Valid only in asynchronous mode with SMR.MP = 1, and with FIFO selected.	R
		0: Data transmission cycle 1: ID transmission cycle	
10	DR	Receive Data Ready Flag This flag is the same as SSR_FIFO.DR.	R*1
		 Receiving is in progress, or no received data remains in the FRDRH and FRDRL registers after successfully completed reception Next receive data is not received for a period after successfully completed reception 	
11	PER	Parity Error Flag	R
		 No parity error occurred in the first data of FRDRH and FRDRL Parity error occurred in the first data of FRDRH and FRDRL 	
12	FER	Framing Error Flag	R
		 No framing error occurred in the first data of FRDRH and FRDRL Framing error occurred in the first data of FRDRH and FRDRL 	
13	ORER	Overrun Error Flag This flag is the same as SSR_FIFO.ORER.	R*1
		0: No overrun error occurred 1: Overrun error occurred	
14	RDF	Receive FIFO Data Full Flag This flag is the same as SSR_FIFO.RDF.	R*1
		 The amount of receive data written in FRDRH and FRDRL is less than the specified receive triggering number The amount of receive data written in FRDRH and FRDRL is equal to or greater than the specified receive triggering number 	
15		This bit is read as 0.	R

Note 1. If this flag is read, it indicates the same value as that read from the SSR_FIFO register. Write 0 to the SSR_FIFO register to clear the flag.

FRDRHL is a 16-bit register that consists of the 8-bit FRDRH and FRDRL registers. FRDRH is assigned to the FRDRHL[15:8] bits, and allocated to the same address as FRDRHL. FRDRL is assigned to the FRDRHL[7:0] bits, and allocated to (the address of FRDRHL + 1) address.

FRDRH and FRDRL constitute a 16-stage FIFO register that stores serial receive data and related status information readable by software. This register is only valid in asynchronous mode, including multi-processor mode, or clock synchronous mode.

The SCI completes reception of one frame of serial data by transferring the received data from the Receive Shift Register (RSR) into FRDRH and FRDRL for storage. Continuous reception is executed until 16 stages are stored. If data is read when there is no received data in FRDRH and FRDRL, the value is undefined. When FRDRH and FRDRL are full, subsequent serial receive data is lost. The CPU can read from the FRDRH and FRDRL registers but cannot write to them.

Reading 1 from the RDF, ORER, or DR flags of the FRDRH register is the same as reading from those bits in the SSR_FIFO register. When writing 0 to clear a flag in the SSR_FIFO register after reading the FRDRH register, write 0 only to the flag that is to be cleared and write 1 to the other flags.

When reading both the FRDRH and FRDRL registers, read in order from FRDRH to FRDRL. The FRDRHL register can be accessed in 16-bit units.



25.2.5 TDR : Transmit Data Register

Base address:	SCI0 = SCIm =	\$CI0 = 0x4007_0000 \$CIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)											
Offset address:	0x03												
Bit position:	7	6	5	4	3	2	1	0					
Bit field:													
Value after reset:	1	1	1	1	1	1	1	1					

Bit	Symbol	Function	R/W
7:0	n/a	Serial Transmit Data	R/W

TDR is an 8-bit register that stores transmit data.

When the SCI detects that the TSR register is empty, it transfers the transmit data written in the TDR register to the TSR register and starts transmission.

The double-buffered structure of the TDR and TSR registers enables continuous serial transmission. If the next transmit data is already written to TDR when one frame of data is transmitted, the SCI transfers the written data to the TSR register to continue transmission.

The CPU can read from or write to TDR at any time. Only write transmit data to TDR once after each instance of the transmit data empty interrupt (SCIn_TXI).

25.2.6 TDRHL : Transmit Data Register

Base address:	SCI0 = SCIm =	l0 = 0x4007_0000 lm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)														
Offset address:	s: 0x0E															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_					TDAT[8:0]			
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
8:0	TDAT[8:0]	Serial Transmit Data	R/W
15:9	—	This bit is read as 1. The write value should be 1.	R/W

TDRHL is a 16-bit register that stores transmit data. Use this register when asynchronous mode and 9-bit data length are selected.

The lower 8 bits of TDRHL are the shadow register of TDR, so access to TDRHL affects the TDR register. Access to the TDRHL register is prohibited if 7-bit or 8-bit data length is selected.

When empty space is detected in the TSR register, the transmit data stored in the TDRHL registers is transferred to TSR and transmission starts.

The TSR and TDRHL registers have a double-buffered structure to support continuous transmission. When the next data to be transmitted is stored in TDRHL after one frame of data is transmitted, the transmitting operation continues by transferring the data to the TSR register.

The CPU can read and write to the TDRHL register. Bits [15:9] in TDRHL are fixed to 1. These bits are read as 1. The write value should be 1.

Write transmit data to the TDRHL register only once when a transmit data empty interrupt (SCIn_TXI) request is issued.



25.2.7 FTDRHL/FTDRH/FTDRL : Transmit FIFO Data Register

Base address:	SCI0 =	0x4007_	0000													
Offset address:	0x0E (F 0x0F (F	TDRHL/I TDRL)	FTDRH)													
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_			_	_	_	MPBT					TDAT[8:0]]			
Value after reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit	Symbol	Function	R/W
8:0	TDAT[8:0]	Serial transmit data Specifies the serial transmit data. Valid only in asynchronous mode, including multi-processor mode, and clock synchronous mode, and with FIFO selected.	W
9	MPBT	Multi-Processor Transfer Bit Flag Specifies the multi-processor bit in the transmission frame. Valid only in asynchronous mode and SMR.MP = 1, and with FIFO selected.Valid only in asynchronous mode, including multi-processor mode, and clock synchronous mode, and with FIFO selected.	W
		0: Data transmission cycle 1: ID transmission cycle	
15:10	—	The write value should be 1.	W

FTDRHL is a 16-bit register that consists of the 8-bit FTDRH and FTDRL registers. FTDRH is assigned to the FTDRHL[15:8] bits, and allocated to the same address as FTDRHL. FTDRL is assigned to the FTDRHL[7:0] bits, and allocated to (the address of FTDRHL + 1) address.

FTDRH and FTDRL constitute a 16-stage FIFO register that stores data for serial transmission and a multi-processor transfer bit. This register is only valid in asynchronous mode, including multi-processor mode, or clock synchronous mode.

When the SCI detects that the Transmit Shift Register (TSR) is empty, it transfers data written in the FTDRH and FTDRL registers to the TSR register and starts serial transmission. Continuous serial transmission is executed until no transmit data is left in FTDRH and FTDRL. When FTDRHL is full of transmit data, no more data can be written. If writing new data is attempted, the data is ignored. The CPU can write to the FTDRH and FTDRL registers but cannot read them.

When writing to both the FTDRH and FTDRL registers, write in order from FTDRH to FTDRL.

TDAT[8:0] bits (Serial transmit data)

The TDAT[8:0] bits set the serial transmission data. This is valid only when FIFO is selected in asynchronous mode (including multiprocessor) or clock synchronous mode.

MPBT flag (Multi-Processor Transfer Bit Flag)

The MPBT flag specifies the value of the multi-processor bit of the transmit frame. When FCR.FM = 1, SSR.MPBT is invalid.

25.2.8 TSR : Transmit Shift Register

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first automatically transfers transmit data from TDR, TDRHL, or transmit FIFO to TSR, then sends the data to the TXDn pin. The CPU cannot directly access the TSR.



25.2.9 SMR : Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Base address:	SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)	
Offset address:	0x00	

Bit position:	7	6	5	4	3	2	1	0
Bit field:	СМ	CHR	PE	PM	STOP	MP	CKS[1:0]	
/alue after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	CKS[1:0]	Clock Select	R/W*4
		0 0: PCLK clock $(n = 0)^{*1}$	
		0 1: PCLK/4 clock (n = 1) ^{*1}	
		1 0: PCLK/16 clock (n = 2) ^{*1}	
		1 1: PCLK/64 clock (n = 3) ^{*1}	
2	MP	Multi-Processor Mode	R/W ^{*4}
		Valid only in asynchronous mode.	
		0: Disable multi-processor communications function	
		1: Enable multi-processor communications function	
3	STOP	Stop Bit Length	R/W*4
		valid only in asynchronous mode.	
		U: 1 stop bit	
4	PM	Parity Mode	R/W ^{*4}
		0. Even panty 1: Odd parity	
5	PE	Parity Enable	D/\/*4
		Valid only in asynchronous mode.	
		0: When transmitting: Do not add parity bit	
		When receiving: Do not check parity bit	
		1: When transmitting: Add parity bit	
		When receiving: Check parity bit	
6	CHR	Character Length	R/W ^{*4}
		Valid only in asynchronous mode. ²	
		Selects the transmit/receive character length in combination with the SUMR.CHR1 bit.	
		0: SCMR.CHR1 = 0: Iransmit/receive in 9-bit data length SCMP CHP1 = 1: Transmit/receive in 8 bit data length (initial value)	
		1. SCMR CHR1 = 0. Transmit/receive in 9-bit data length (initial value)	
		SCMR.CHR1 = 1: Transmit/receive in 7-bit data length ^{*3}	
7	СМ	Communication Mode	R/W*4
		0. Asynchronous mode or simple IIC mode	
		1: Clock synchronous mode or simple SPI mode	

Note 1. n is the decimal notation of the value of n in the BRR register. See section 25.2.17. BRR : Bit Rate Register.

Note 2. In any mode other than asynchronous mode, this bit setting is invalid and a fixed data length of 8 bits is used.

Note 3. LSB-first is fixed and the MSB (bit [7]) in the TDR register is not transmitted in transmit mode.

Note 4. Writable only when SCR.TE = 0 and SCR.RE = 0 (both serial transmission and reception are disabled).

The SMR register sets the communication format and clock source for the on-chip baud rate generator.

CKS[1:0] bits (Clock Select)

The CKS[1:0] bits select the clock source for the on-chip baud rate generator. For the relationship between the settings of these bits and the baud rate, see section 25.2.17. BRR : Bit Rate Register.

MP bit (Multi-Processor Mode)

The MP bit disables or enables the multi-processor communications function. The PE and PM bit settings are invalid in multi-processor mode.



STOP bit (Stop Bit Length)

The STOP bit selects the stop bit length in transmission.

In reception, only the first stop bit is checked regardless of this bit setting. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.

PM bit (Parity Mode)

The PM bit selects the parity mode (even or odd) for transmission and reception. The PM bit setting is invalid in multiprocessor mode.

PE bit (Parity Enable)

When the PE bit is set to 1, the parity bit is added to transmit data, and the parity bit is checked in reception. Regardless of the PE bit setting, the parity bit is not added or checked in multi-processor format.

CHR bit (Character Length)

The CHR bit selects the data length for transmission and reception in combination with the SCMR.CHR1 bit. In modes other than asynchronous, a fixed data length of 8 bits is used.

CM bit (Communication Mode)

The CM bit selects the communication mode:

- Asynchronous mode or simple IIC mode
- Clock synchronous mode or simple SPI mode

25.2.10 SMR_SMCI : Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)

Base address: SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Offset address: 0x00



Bit	Symbol	Function	R/W
1:0	СКЅ[1:0]	Clock Select 0 0: PCLK clock $(n = 0)^{*1}$ 0 1: PCLK/4 clock $(n = 1)^{*1}$ 1 0: PCLK/16 clock $(n = 2)^{*1}$ 1 1: PCLK/64 clock $(n = 3)^{*1}$	R/W ^{*2}
3:2	BCP[1:0]	Base Clock Pulse Selects the number of base clock cycles in combination with the SCMR.BCP2 bit. Table 25.3 lists the combinations of the SCMR.BCP2 and SMR.BCP[1:0] bits.	R/W*2
4	РМ	Parity Mode Valid only when the PE bit is 1. 0: Even parity 1: Odd parity	R/W*2
5	PE	Parity Enable When this bit is set to 1, a parity bit is added to transmit data, and the parity of received data is checked. Set this bit to 1 in smart card interface mode.	R/W*2
6	BLK	Block Transfer Mode 0: Normal mode operation 1: Block transfer mode operation	R/W*2



в	it	Symbol	Function	R/W
7		GM	GSM Mode	R/W*2
			0: Normal mode operation	
			1: GSM mode operation	

Note 1. n is the decimal notation of the value of n in the BRR register. See section 25.2.17. BRR : Bit Rate Register.

Note 2. Writable only when SCR_SMCI.TE = 0 and SCR_SMCI.RE = 0 (both serial transmission and reception are disabled).

The SMR_SMCI register sets the communication format and clock source for the on-chip baud rate generator.

CKS[1:0] bits (Clock Select)

The CKS[1:0] bits select the clock source for the on-chip baud rate generator. For the relationship between the settings of these bits and the baud rate, see section 25.2.17. BRR : Bit Rate Register.

BCP[1:0] bits (Base Clock Pulse)

The BCP[1:0] bits select the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set these bits in combination with the SCMR.BCP2 bit.

For details, see section 25.6.4. Receive Data Sampling Timing and Reception Margin.

Table 25.3 Combinations of SCMR.BCP2 and SMR_SMCI.BCP[1:0] bits

SCMR.BCP2 bit	SMR_SMCI.BCP[1:0] bits	Number of base clock cycles for 1-bit transfer period ^{*1}
0	00b	93 clock cycles (S = 93)
0	01b	128 clock cycles (S = 128)
0	10b	186 clock cycles (S = 186)
0	11b	512 clock cycles (S = 512)
1	00b	32 clock cycles (S = 32) (initial value)
1	01b	64 clock cycles (S = 64)
1	10b	372 clock cycles (S = 372)
1	11b	256 clock cycles (S = 256)

Note 1. S is the value of S in BRR (see section 25.2.17. BRR : Bit Rate Register).

PM bit (Parity Mode)

The PM bit selects the parity mode for transmission and reception (even or odd). For details on the usage of this bit in smart card interface mode, see section 25.6.2. Data Format (Except in Block Transfer Mode).

PE bit (Parity Enable)

Set the PE bit to 1. The parity bit is added to transmit data before transmission, and the parity bit is checked in reception.

BLK bit (Block Transfer Mode)

Setting the BLK bit to 1 enables block transfer mode operation. For details, see section 25.6.3. Block Transfer Mode.

GM bit (GSM Mode)

Setting the GM bit to 1 enables GSM mode operation. In GSM mode, the SSR_SMCI.TEND flag set timing is moved forward to 11.0 etus (elementary time unit = 1-bit transfer time) from the start bit, and clock output control is added. For details, see section 25.6.6. Serial Data Transmission (Except in Block Transfer Mode) and section 25.6.8. Clock Output Control.



25.2.11 SCR : Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)

Base address:	SCI0 = SCIm =	0x4007_ 0x4007_	0000 _0000 + ()x0020 ×	m (m =	1 to 3, 9)		
Offset address:	0x02							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	CKE[1:0]	 Clock Enable 0 0: In asynchronous mode, the SCKn pin is available for use as an I/O port based on the I/O port settings. In clock synchronous mode, the SCKn pin functions as the clock output pin. 0 1: In asynchronous mode, a clock with the same frequency as the bit rate is output from the SCKn pin. In clock synchronous mode, the SCKn pin functions as the clock output pin. Others: In asynchronous mode, input a clock with a frequency 16 times the bit rate from the SCKn pin when the SEMR.ABCS bit is 0. Input a clock signal with a frequency eight times the bit rate when the SEMR.ABCS bit is 1. In clock synchronous mode, the SCKn pin functions as the clock input pin. 	R/W*1
2	TEIE	Transmit End Interrupt Enable 0: Disable SCIn_TEI interrupt requests 1: Enable SCIn_TEI interrupt requests	R/W
3	MPIE	 Multi-Processor Interrupt Enable Valid in asynchronous mode when SMR.MP = 1. 0: Normal reception 1: When data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags RDRF, ORER, and FER in SSR to 1. When data with the multi-processor bit set to 1 is received, the MPIE bit is automatically set to 0, and normal reception is resumed. 	R/W ^{*3}
4	RE	Receive Enable 0: Disable serial reception 1: Enable serial reception	R/W*2
5	TE	Transmit Enable 0: Disable serial transmission 1: Enable serial transmission	R/W*2
6	RIE	Receive Interrupt Enable 0: Disable SCIn_RXI and SCIn_ERI interrupt requests 1: Enable SCIn_RXI and SCIn_ERI interrupt requests	R/W
7	TIE	Transmit Interrupt Enable 0: Disable SCIn_TXI interrupt requests 1: Enable SCIn_TXI interrupt requests	R/W

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. 1 can be written only when TE = 0 and RE = 0, when the SMR.CM bit is 1. After setting TE or RE to 1, only 0 can be written to TE and RE. When the SMR.CM bit is 0 and the SIMR1.IICM bit is 0, writing is enabled under any condition.

Note 3. When writing a new value to a bit other than the MPIE bit of this register in multi-processor mode (SMR.MP bit = 1), write 0 to the MPIE bit using the store instruction to avoid accidentally setting the MPIE bit to 1 by a read-modify-write operation when using a bit manipulation instruction.

The SCR register controls operation and clock source selection for transmission and reception.

CKE[1:0] bits (Clock Enable)

The CKE[1:0] bits select the clock source and the SCKn pin function.

TEIE bit (Transmit End Interrupt Enable)

The TEIE bit enables or disables SCIn_TEI interrupt requests. Set TEIE to 0 to disable an SCIn_TEI interrupt request.



In simple IIC mode, SCIn_TEI is allocated to the interrupt on completion of issuing a start, restart, or stop condition (STIn). In this case, the TEIE bit can be used to enable or disable the STI.

MPIE bit (Multi-Processor Interrupt Enable)

When the MPIE bit is set to 1 and data with the multi-processor bit set to 0 is received, the data is not read and setting the status flags RDRF, ORER, FER, RDF, and DR in SSR/SSR_FIFO to 1 is disabled. When data with the multi-processor bit set to 1 is received, the MPIE bit is automatically set to 0, and normal reception resumes. For details, see section 25.4. Multi-Processor Communication Function.

When the MPB bit in the SSR register is 0, the receive data is not transferred from the RSR register to the RDR register, a receive error is not detected, and setting the flags ORER and FER to 1 is disabled.

When the MPB bit is set to 1, the MPIE bit is automatically set to 0, SCIn_RXI and SCIn_ERI interrupt requests are enabled (if the RIE bit in SCR is set to 1), and setting of the ORER and FER flags to 1 is enabled.

Set MPIE to 0 if the multi-processor communications function is not used.

RE bit (Receive Enable)

The RE bit enables or disables serial reception. When the RE bit is set to 1, serial reception starts by detecting the start bit in asynchronous mode or the synchronous clock input in clock synchronous mode. Set the reception format in the SMR register before setting the RE bit to 1.

In non-FIFO operation, when reception is halted by setting the RE bit to 0, the RDRF, ORER, FER, and PER flags in the SSR register are not affected, and the previous values are retained.

When FIFO operation is selected and reception is halted by setting the RE bit to 0, the RDF, ORER, FER, PER, and DR flags in SSR_FIFO are not affected and the previous values are retained.

TE bit (Transmit Enable)

The TE bit enables or disables serial transmission.

When the TE bit is set to 1, serial transmission is started by writing transmit data to the TDR register. Set the transmission format in the SMR register before setting the TE bit to 1.

RIE bit (Receive Interrupt Enable)

The RIE bit enables or disables SCIn_RXI and SCIn_ERI interrupt requests.

SCIn_RXI and SCIn_ERI interrupt requests are disabled by setting the RIE bit to 0.

An SCIn_ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in SSR/SSR_FIFO then setting the flag to 0, or by setting the RIE bit to 0.

TIE bit (Transmit Interrupt Enable)

The TIE bit enables or disables SCIn_TXI interrupt requests. SCIn_TXI interrupt requests are disabled by setting the TIE bit to 0.

Note: To switch the TIE bit value from 0 to 1 in FIFO mode, set the TIE and TE bits to 1 simultaneously or set the TIE bit to 1 when TE = 1. When TE = 0 in FIFO mode, setting the TIE bit to 1 is prohibited.

25.2.12 SCR_SMCI : Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)

Base address:	SCI0 = SCIm =	CI0 = 0x4007_0000 CIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)								
Offset address:	0x02									
Bit position:	7	6	5	4	3	2	1	0		
Bit field:	TIE	RIE	TE	RE	MPIE	TEIE	CKE	[1:0]		
Value after reset:	0	0	0	0	0	0	0	0		



Bit	Symbol	Function	R/W			
1:0	CKE[1:0]	Clock Enable 0 0: When SMR_SMCI.GM = 0: Disable output The SCKn pin is available for use as an I/O port if set up in the I/O port settings When SMR_SMCI.GM = 1: Fix output low 0 1: When SMR_SMCI.GM = 0: Output clock When SMR_SMCI.GM = 1: Output clock 1 0: When SMR_SMCI.GM = 0: Setting prohibited When SMR_SMCI.GM = 1: Fix output high 1 1: When SMR_SMCI.GM = 0: Setting prohibited When SMR_SMCI.GM = 1: Output clock	R/W*1			
2	TEIE	ransmit End Interrupt Enable et this bit to 0 in smart card interface mode				
3	MPIE	Multi-Processor Interrupt Enable Set this bit to 0 in smart card interface mode				
4	RE	Receive Enable 0: Disable serial reception 1: Enable serial reception	R/W*2			
5	TE	Transmit Enable 0: Disable serial transmission 1: Enable serial transmission	R/W*2			
6	RIE	Receive Interrupt Enable 0: Disable SCIn_RXI and SCIn_ERI interrupt requests 1: Enable SCIn_RXI and SCIn_ERI interrupt requests	R/W			
7	TIE	Transmit Interrupt Enable 0: Disable SCIn_TXI interrupt requests 1: Enable SCIn_TXI interrupt requests	R/W			

Note 1. Writable only when TE = 0 and RE = 0.

Note 2. 1 can be written only when TE = 0 and RE = 0. After setting TE or RE to 1, only 0 can be written to TE and RE.

The SCR_SMCI register sets transmission and reception control, interrupt control, and clock source selection for transmission and reception.

For details on interrupt requests, see section 25.10. Interrupt Sources.

CKE[1:0] bits (Clock Enable)

The CKE[1:0] bits control the clock output from the SCKn pin. In GSM mode, clock output can be dynamically switched. For details, see section 25.6.8. Clock Output Control.

TEIE bit (Transmit End Interrupt Enable)

Set the TEIE bit to 0 in smart card interface mode.

MPIE bit (Multi-Processor Interrupt Enable)

Set the MPIE bit to 0 in smart card interface mode.

RE bit (Receive Enable)

The RE bit enables or disables serial reception. When the RE bit is set to 1, serial reception starts by detecting the start bit. Set the reception format in the SMR_SMCI register before setting the RE bit to 1.

If reception is halted by setting the RE bit to 0, the ORER, FER, and PER flags in SSR_SMCI are not affected and the previous values are retained.

TE bit (Transmit Enable)

The TE bit enables or disables serial transmission. When the TE bit is set to 1, serial transmission is started by writing transmit data to TDR. Set the transmission format in the SMR_SMCI register before setting the TE bit to 1.

RIE bit (Receive Interrupt Enable)

The RIE bit enables or disables SCIn RXI and SCIn ERI interrupt requests.

SCIn_RXI and SCIn_ERI interrupt requests are disabled by setting the RIE bit to 0.



An SCIn_ERI interrupt request can be canceled by reading 1 from the ORER, FER, or PER flag in the SSR_SMCI register, and then setting the flag to 0, or by setting the RIE bit to 0.

TIE bit (Transmit Interrupt Enable)

The TIE bit enables or disables SCIn_TXI interrupt requests. SCIn_TXI interrupt requests are disabled by setting the TIE bit to 0.

25.2.13 SSR : Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0)

Base address: SCI SCIr

SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Offset address: 0x04

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
Value after reset:	1	0	0	0	0	1	0	0

Bit	Symbol	Function	R/W		
0	MPBT	Multi-Processor Bit Transfer Sets the value of the multi-processor bit in the transmission frame.			
		0: Data transmission cycle1: ID transmission cycle			
1	MPB	Multi-Processor Value of the multi-processor bit in the reception frame.	R		
		0: Data transmission cycle1: ID transmission cycle			
2	TEND	Transmit End Flag	R		
		0: A character is being transmitted1: Character transfer is complete			
3	PER	Parity Error Flag	R/(W) ^{*1}		
		0: No parity error occurred1: Parity error occurred			
4	FER	Framing Error Flag	R/(W) ^{*1}		
		0: No framing error occurred1: Framing error occurred			
5	ORER	Overrun Error Flag	R/(W) ^{*1}		
		0: No overrun error occurred1: Overrun error occurred			
6	RDRF	Receive Data Full Flag	R/(W) ^{*1}		
		0: No received data in RDR register1: Received data in RDR register			
7	TDRE	Transmit Data Empty Flag	R/(W) ^{*1}		
		0: Transmit data in TDR register1: No transmit data in TDR register			

Note 1. Only 0 can be written to clear the flag after reading 1.

The SSR register provides SCI status flags and transmission and reception multi-processor bits.

MPBT bit (Multi-Processor Bit Transfer)

The MPBT bit sets the value of the multi-processor bit in the transmit frame.

MPB bit (Multi-Processor)

The MPB bit holds the value of the multi-processor bit in the reception frame. This bit does not change when the SCR.RE bit is 0.



TEND flag (Transmit End Flag)

The TEND flag indicates completion of transmission.

[Setting conditions]

- When the SCR.TE bit is set to 0 (serial transmission is disabled) and the FCR.FM bit is set to 0 (non-FIFO selected). When the SCR.TE bit is set to 1, the TEND flag is not affected and retains the value 1.
- When the TDR register is not updated on transmission of the tail-end bit of a character being transmitted.

[Clearing conditions]

- When transmit data is written to the TDR register while the SCR.TE bit is 1
- When 0 is written to TDRE after reading TDRE = 1 while the SCR.TE bit is 1

PER flag (Parity Error Flag)

The PER flag indicates that a parity error occurred during reception in asynchronous mode and the reception ended abnormally.

[Setting condition]

• When a parity error is detected during reception in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).

Although receive data is transferred to the RDR register when the parity error occurs, no SCIn_RXI interrupt request occurs. When the PER flag is set to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

• When 0 is written to PER after reading PER = 1. After writing 0 to the PER flag, read the PER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER flag (Framing Error Flag)

The FER flag indicates that a framing error occurred during reception in asynchronous mode and the reception ended abnormally.

[Setting condition]

• When 0 is sampled as the stop bit during reception in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).

In 2-stop-bit mode, only the first stop bit is checked. The second stop bit is not checked. Although receive data is transferred to the RDR register when the framing error occurs, no SCIn_RXI interrupt request occurs. When the FER flag is to 1, the subsequent receive data is not transferred to the RDR register.

[Clearing condition]

• When 0 is written to FER after reading FER = 1. After writing 0 to the FER flag, read the FER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the FER flag is not affected and retains its previous value.

ORER flag (Overrun Error Flag)

The ORER flag indicates that an overrun error occurred during reception and the reception ended abnormally.

[Setting condition]

• When the next data is received before receive data that does not have a parity error and a framing error is read from the RDR register.

The data received before an overrun error occurred is saved in the RDR register, but data received after the error is lost. When the ORER flag is set to 1, receive data is not forwarded to the RDR register. In clock synchronous mode, serial transmission and reception are stopped.

[Clearing condition]



• When 0 is written to ORER after reading ORER = 1. After writing 0 to the ORER flag, read the ORER flag to check that it is actually set to 0.

When the SCR.RE bit is set to 0 (serial reception is disabled), the ORER flag is not affected and retains its previous value.

RDRF flag (Receive Data Full Flag)

The RDRF flag indicates the presence of receive data in the RDR register.

[Setting condition]

• When the reception ends normally, and receive data is forwarded from the RSR register to the RDR register.

[Clearing conditions]

- When 0 is written to RDRF after reading RDRF = 1
- When data is forwarded from the RDR register

TDRE flag (Transmit Data Empty Flag)

The TDRE flag indicates the presence of transmit data in the TDR register.

[Setting conditions]

- When the SCR.TE bit is 0
- When data is transmitted from the TDR register to the TSR register

[Clearing conditions]

- When 0 is written to TDRE after reading TDRE = 1
- When the SCR.TE bit is 1 and data is written to the TDR register

25.2.14 SSR_FIFO : Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1)

Base address: SCI0 = 0x4007_0000 Offset address: 0x04

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TDFE	RDF	ORER	FER	PER	TEND	—	DR
Value after reset:	1	0	0	0	0	0	х	0

Bit	Symbol	unction					
0	DR	 Receive Data Ready Flag 0: Receiving is in progress, or no received data remains in FRDRHL after successfully completed reception (receive FIFO empty) 1: Next receive data is not received for a period after normal receiving is complete, when the amount of data stored in the FIFO is equal to or less than the receive triggering number 	R/W ^{*1}				
1	_	e read value is undefined. The write value should be 1.					
2	TEND	Transmit End Flag 0: A character is being transmitted 1: Character transfer is complete					
3	PER	Parity Error Flag 0: No parity error occurred 1: Parity error occurred					
4	FER	Framing Error Flag 0: No framing error occurred 1: Framing error occurred	R/W*1				



Bit	Symbol	Function	R/W
5	ORER	Overrun Error Flag	R/W*1
		0: No overrun error occurred	
		1: Overrun error occurred	
6	RDF	Receive FIFO Data Full Flag	R/W ^{*1}
		0: The amount of receive data written in FRDRHL is less than the specified receive triggering number	
		 The amount of receive data written in FRDRHL is equal to or greater than the specified receive triggering number 	
7	TDFE	Transmit FIFO Data Empty Flag	R/W ^{*1}
		 0: The amount of transmit data written in FTDRHL exceeds the specified transmit triggering number 1: The amount of transmit data written in FTDRHL is equal to or less than the specified transmit triggering number 	

Note 1. Only 0 can be written, to clear the flag after reading 1.

The SSR_FIFO register provides the SCI with FIFO mode status flags.

DR flag (Receive Data Ready Flag)

The DR flag indicates that the amount of data stored in the Receive FIFO Data Register (FRDRHL) falls below the specified receive triggering number, and that no next data is received after 15 etus (elementary time units) from the last stop bit in asynchronous mode. This flag is valid only in asynchronous mode, including multi-processor mode, when FIFO operation is selected.

In clock synchronous mode, the DR flag is not set to 1.

[Setting condition]

• When FRDRHL contains less data than the specified receive triggering number, and no next data is received after 15 etus^{*1} from the last stop bit, and the SSR_FIFO.FER and SSR_FIFO.PER flags are 0.

[Clearing conditions]

- When 1 is read from DR, after all received data is read
- When the FCR.FM bit is changed from 0 to 1

Note 1. This is equivalent to 1.5 frames in the 8-bit format with one stop bit.

The DR flag is only set to 1 when FIFO is selected in asynchronous mode, including multi-processor mode. It is not set to 1 in other operation modes.

TEND flag (Transmit End Flag)

The TEND flag indicates that FTDRHL does not contain valid data when transmitting the last bit of a serial character, so the transmission is halted.

[Setting condition]

• When FTDRHL does not contain transmit data when the last bit of a 1-byte serial character is transmitted.

[Clearing conditions]

- When transmit data is written to FTDRHL^{*1} while the SCR.TE bit is 1
- When 0 is written to TEND after 1 is read from TEND, when the SCR.TE bit is 1
- When the FCR.FM bit is changed from 0 to 1
- Note 1. Do not use the TEND bit as a transmit end flag when the DTC writes data to FTDRHL in response to an SCIn_TXI interrupt request.

PER flag (Parity Error Flag)

The PER flag indicates whether there is a parity error in the data read from the FRDRHL register in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).

[Setting condition]



• When data is received and a parity error is detected, when the address match function is disabled (DCCR.DCME = 0).

[Clearing condition]

• When 0 is written to PER after reading PER = 1.

The reception operation is continuous, and the receive data is stored in the FRDRHL register, even when a parity error occurs during reception.

When the SCR.RE bit is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

FER flag (Framing Error Flag)

The FER flag indicates whether there is a framing error in the data read from the FRDRHL register in asynchronous mode when the address match function is disabled (DCCR.DCME = 0).

[Setting condition]

• When 0 is sampled as the stop bit during reception when the address match function is disabled (DCCR.DCME = 0).

[Clearing condition]

• When 0 is written to FER after reading FER = 1.

The reception operation is continuous, and the receive data is stored in the FRDRHL register, even when a framing error occurs during reception.

When the SCR.RE bit is set to 0 (serial reception is disabled), the FER flag is not affected and retains its previous value.

ORER flag (Overrun Error Flag)

The ORER flag indicates that the receive operation stopped abnormally because an overrun error occurred.

[Setting condition]

• When the next serial reception completes while the receive FIFO is full with 16-byte receive data.

[Clearing condition]

• When 0 is written to ORER after reading ORER = 1.

When the SCR.RE bit is set to 0 (serial reception is disabled), the ORER flag is not affected and retains its previous value.

RDF flag (Receive FIFO Data Full Flag)

The RDF flag indicates that receive data was transferred to the FRDRHL register, and the amount of data in FRDRHL is equal to or exceeds the specified receive triggering number. When RTRG is set to 0, the RDF flag is not set even when the amount of data in the receive FIFO is equal to 0.

[Setting condition]

• When the amount of receive data equal to or greater than the specified receive triggering number is stored in FRDRHL,^{*1} and the FIFO is not empty.

[Clearing conditions]

- When 0 is written to RDF after reading RDF = 1
- When FRDRHL is read by the DTC, but only when the block transfer is the last transmission
- When the setting and clearing conditions occur at the same time, the RDF bit is set to 0. After that, when the amount of data stored in the FRDRHL register is the same as or greater than the RTRG value, RDF is set to 1 after 1 PCLK.
- Note 1. Because FRDRHL is a 16-stage FIFO register, the maximum amount of data that can be read when RDF is 1 is equivalent to the specified receive triggering number. If an attempt is made to read after all the data in FRDRHL is read, the data is undefined.

TDFE flag (Transmit FIFO Data Empty Flag)

The TDFE flag indicates that data is transferred from the FTDRHL register into the TSR register, the amount of data in FTDRHL is below the specified transmit triggering number, and writing of transmit data to FTDRHL is enabled.



[Setting conditions]

- When the TE bit in SCR is 0
- When the amount of transmit data written in FTDRHL is equal to or less than the specified transmit triggering number^{*1}

[Clearing conditions]

- When writing to FTDRHL is executed on the last transmission while the DTC is activated
- When 0 is written to the TDFE flag after reading $TDFE = 1.^{*2}$ The setting conditions are given priority when TE = 0. When the setting condition and clearing condition occur at the same time, the TDFE flag is set to 0. After that, when the amount of data stored in the FTDRHL register is equal to or less than the TTRG value, TDFE is set to 1 after 1 PCLK.
- Note 1. Because the FTDRHL register is a 16-stage FIFO register, when the TDFE flag is 1, the maximum amount of data that can be written to the FTDRHL register is 16 minus FDR.T[4:0] bytes. If more data is written, data is discarded.
 Note 2. Do not clear the TDFE flag during block transfer processing by the DTC.

25.2.15 SSR_SMCI : Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)

Base address: SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Offset address: 0x04

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT
/alue after reset:	1	0	0	0	0	1	0	0

Bit	Symbol	Function		R/W					
0	MPBT	Multi-Processor Bit Transfer Set this bit to 0 in smart card interface mode		R/W					
1	MPB	Multi-Processor Set this bit to 0 in smart card interface mode	ti-Processor this bit to 0 in smart card interface mode						
2	TEND	Transmit End Flag 0: A character is being transmitted 1: Character transfer is complete	nsmit End Flag 0: A character is being transmitted 1: Character transfer is complete						
3	PER	Parity Error Flag 0: No parity error occurred 1: Parity error occurred		R/W ^{*1}					
4	ERS	Error Signal Status Flag 0: No low error signal response 1: Low error signal response occurred		R/W ^{*1}					
5	ORER	Overrun Error Flag 0: No overrun error occurred 1: Overrun error occurred		R/W*1					
6	RDRF	Receive Data Full Flag 0: No received data in RDR register 1: Received data in RDR register		R/W*1					
7	TDRE	Transmit Data Empty Flag 0: Transmit data in TDR register 1: No transmit data in TDR register		R/W ^{*1}					

Note 1. Only 0 can be written, to clear the flag after reading 1.

The SSR SMCI register provides the SCI with smart card interface mode status flags.



TEND flag (Transmit End Flag)

When there is no error signal from the receiving side, the TEND flag is set to 1 when more data for transfer is ready to be transferred to the TDR register.

[Setting conditions]

- When the SCR_SMCI.TE bit = 0 (serial transmission is disabled). When the SCR_SMCI.TE bit is changed from 0 to 1, the TEND flag is not affected and retains the value 1.
- When a specified period elapses after the latest transmission of 1 byte, the ERS flag is 0, and the TDR register is not updated.

The set timing is determined by the following register settings:

- When SMR_SMCI.GM = 0 and SMR_SMCI.BLK = 0, 12.5 etus after the start of transmission
- When SMR_SMCI.GM = 0 and SMR_SMCI.BLK = 1, 11.5 etus after the start of transmission
- When SMR SMCI.GM = 1 and SMR SMCI.BLK = 0, 11.0 etus after the start of transmission
- When SMR SMCI.GM = 1 and SMR SMCI.BLK = 1, 11.0 etus after the start of transmission

[Clearing conditions]

- When transmit data is written to the TDR register while the SCR_SMCI.TE bit is 1
- When 0 is written to TDRE after reading TDRE = 1 while the SCR_SMCI.TE bit is 1

PER flag (Parity Error Flag)

The PER flag indicates that a parity error occurred during reception in asynchronous mode and the reception ended abnormally.

[Setting condition]

• When a parity error is detected during reception. Although receive data is transferred to RDR when a parity error occurs, no SCIn_RXI interrupt request occurs. After the PER flag is set to 1, the subsequent receive data is not transferred to RDR.

[Clearing condition]

• When 0 is written to PER after reading PER = 1. After writing 0 to the PER flag, read the flag to check that it is actually set to 0.

When the RE bit in SCR_SMCI is set to 0 (serial reception is disabled), the PER flag is not affected and retains its previous value.

ERS flag (Error Signal Status Flag)

[Setting condition]

• When a low error signal is sampled.

[Clearing condition]

• When 0 is written to ERS after reading ERS = 1.

ORER flag (Overrun Error Flag)

The ORER flag indicates that an overrun error occurred during reception and the reception ended abnormally.

[Setting condition]

• When the next data is received before receive data that does not have a parity error is read from the RDR register. The data received before an overrun error occurred is saved in the RDR, but data received after the error is lost. When the ORER flag is set to 1, receive data is not forwarded to the RDR register.

[Clearing condition]

• When 0 is written to ORER after reading ORER = 1. After writing 0 to the ORER flag, read the flag to check that it is actually set to 0.



When the RE bit in SCR_SMCI is set to 0, the ORER flag is not affected and retains its previous value.

RDRF flag (Receive Data Full Flag)

The RDRF flag indicates the presence of receive data in the RDR register.

[Setting condition]

• When the reception ends normally, and receive data is forwarded from the RSR register to the RDR register.

[Clearing conditions]

- When 0 is written to RDRF after reading RDRF = 1
- When data is forwarded from the RDR register

TDRE flag (Transmit Data Empty Flag)

The TDRE flag indicates the presence of transmit data in the TDR register.

[Setting conditions]

- When the SCR_SMCI.TE bit is 0
- When data is transmitted from the TDR register to the TSR register

[Clearing conditions]

- When 0 is written to TDRE after reading TDRE = 1
- When the SCR_SMCI.TE bit is 1 and data is written to the TDR register

25.2.16 SCMR : Smart Card Mode Register

Base address:	SCI0 = SCIm =	SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)						
Offset address:	0x06							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	BCP2	_	_	CHR1	SDIR	SINV	—	SMIF
Value after reset:	1	1	1	1	0	0	1	0

Bit	Symbol	Function F				
0	SMIF	 Smart Card Interface Mode Select 0: Non-smart card interface mode (asynchronous mode, clock synchronous mode, simple SPI mode, or simple IIC mode) 1: Smart card interface mode 	R/W ^{*1}			
1	—	This bit is read as 1. The write value should be 1.	R/W			
2	SINV	Transmitted/Received Data Invert Set the SINV bit to 0 for operation in simple IIC mode. The SINV bit can be used in the following modes: • Smart card interface mode • Asynchronous mode (including multi-processor mode) • Clock synchronous mode • Simple SPI mode	R/W ^{*1}			
		 0: TDR contents are transmitted as they are. Received data is stored as received in the RDR register. 1: TDR register contents are inverted before transmission. Receive data is stored in inverted form in the RDR register. 				



Bit	Symbol	Function	R/W		
3	SDIR	Transmitted/Received Data Transfer Direction Set the SDIR bit to 1 for operation in simple IIC mode. The SDIR bit can be used in the following modes: • Smart card interface mode • Asynchronous mode (including multi-processor mode) • Clock synchronous mode • Simple SPI mode	R/W*1		
		0: Transfer LSB-first 1: Transfer MSB-first			
4	CHR1	Character Length 1 Valid only in asynchronous mode. ^{*2} Selects the transmit/receive character length in combination with the SMR.CHR bit.	R/W*1		
		 0: SMR.CHR = 0: Transmit/receive in 9-bit data length SMR.CHR = 1: Transmit/receive in 9-bit data length 1: SMR.CHR = 0: Transmit/receive in 8-bit data length (initial value) SMR.CHR = 1: Transmit/receive in 7-bit data length*³ 			
6:5	—	These bits are read as 1. The write value should be 1.	R/W		
7	BCP2	Base Clock Pulse 2 Selects the number of base clock cycles in combination with the SMR_SMCI.BCP[1:0] bits. Table 25.4 lists the combinations of the SCMR.BCP2 and SMR_SMCI.BCP[1:0] bits.			

Note 1. Writable only when the TE and RE bits in SCR/SCR_SMCI are 0 (both serial transmission and reception are disabled).

Note 2. The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.

Note 3. LSB-first must be selected and the value of the MSB (bit [7]) in TDR cannot be transmitted.

The SCMR register selects the smart card interface and communication format.

SMIF bit (Smart Card Interface Mode Select)

Setting the SMIF bit to 1 selects smart card interface mode. Setting it to 0 selects all other modes:

- Asynchronous mode, including multi-processor mode
- Clock synchronous mode
- Simple SPI mode
- Simple IIC mode

SINV bit (Transmitted/Received Data Invert)

The SINV bit inverts the transmit and receive data logic level. It does not affect the logic level of the parity bit. To invert the parity bit, invert the PM bit in SMR or SMR_SMCI.

CHR1 bit (Character Length 1)

The CHR1 bit selects the data length of transmit and receive data in combination with the CHR bit in the SMR register. A fixed data length of 8 bits is used in modes other than asynchronous mode.

BCP2 bit (Base Clock Pulse 2)

The BCP2 bit selects the number of base clock cycles in a 1-bit data transfer time in smart card interface mode. Set this bit in combination with the SMR_SMCI.BCP[1:0] bits.

 Table 25.4
 Combinations of the SCMR.BCP2 and SMR_SMCI.BCP[1:0] bits (1 of 2)

SCMR.BCP2 bit	SMR_SMCI.BCP[1:0] bits	Number of base clock cycles for 1-bit transfer period
0	00b	93 clock cycles (S = 93) ^{*1}
0	01b	128 clock cycles (S = 128) ^{*1}
0	10b	186 clock cycles (S = 186) ^{*1}
0	11b	512 clock cycles (S = 512) ^{*1}
1	00b	32 clock cycles (S = 32) (Initial Value) ^{*1}
1	01b	64 clock cycles (S = 64) ^{*1}



SCMR.BCP2 bit	SMR_SMCI.BCP[1:0] bits	Number of base clock cycles for 1-bit transfer period
1	10b	372 clock cycles (S = 372) ^{*1}
1	11b	256 clock cycles (S = 256) ^{*1}

Table 25.4Combinations of the SCMR.BCP2 and SMR_SMCI.BCP[1:0] bits (2 of 2)

Note 1. S is the value of S in section 25.2.17. BRR : Bit Rate Register.

25.2.17 BRR : Bit Rate Register



BRR is an 8-bit register that adjusts the bit rate.

As each SCI channel has independent baud rate generator control, different bit rates can be set for each channel. Table 25.5 shows the relationship between the setting (N) in the BRR and the bit rate (B) for normal asynchronous mode, multi-processor transfer, clock synchronous mode, smart card interface mode, simple SPI mode, and simple IIC mode.

The initial value of the BRR register is 0xFF. The BRR register can be read by the CPU, but it can be written to only when the TE and RE bits in SCR/SCR_SMCI are 0.

	SE	MR settiı	ngs								
Mode	BGDM bit	ABCS bit	ABCS E bit	BRR setting	Error						
Asynchronous, multi-processor transfer	0	0	0	$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	Error (%) = $\left\{\frac{\text{PCLK} \times 10^6}{\text{B} \times 64 \times 2^{2n-1} \times (N+1)} - 1\right\} \times 100$						
	1	0	0	$N - PCLK \times 10^6 - 1$	$\operatorname{Error}(96) = \begin{cases} \operatorname{PCLK} \times 10^6 & -1 \\ \end{array} \times 100 \end{cases}$						
	0	1	0	$\mathbf{N} = \frac{1}{32 \times 2^{2n-1} \times \mathbf{B}} = 1$	$\frac{11101}{(70)} - \left\{ \frac{1}{B \times 32 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$						
	1	1	0	$N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times B} - 1$	Error (%) = $\left\{\frac{PCLK \times 10^{6}}{B \times 16 \times 2^{2n-1} \times (N+1)} - 1\right\} \times 100$						
	Don't care	Don't care	1	$N = \frac{PCLK \times 10^6}{12 \times 2^{2n-1} \times B} - 1$	Error (%) = $\left\{ \frac{\text{PCLK} \times 10^6}{\text{B} \times 12 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$						
Clock synchronous	s, simple \$	SPI		$N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	_						
Smart card interfac	ce			$N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times B} - 1$	Error (%) = $\left\{ \frac{\text{PCLK} \times 10^6}{\text{B} \times \text{S} \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$						
Simple IIC ^{*1}				$N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	_						

Table 25.5 Relationship between N setting in BRR and bit rate B

Note: B: Bit rate (bps)

N: BRR setting for on-chip baud rate generator ($0 \le N \le 255$)

PCLK: Operating frequency (MHz)

n and S: Determined by the SMR/SMR_SMCI and SCMR register settings as listed in Table 25.7 and Table 25.8.

Note 1. Adjust the bit rate so that the widths of high and low level of the SCLn output in simple IIC mode satisfy the I²C bus standard.



Mode	SCLn	Formula (result in seconds)
IIC	Width at high level (minimum value)	$(N+1) \times 4 \times 2^{2n-1} \times 7 \times \frac{1}{PCLK \times 10^6}$
	Width at low level (minimum value)	$(N + 1) \times 4 \times 2^{2n - 1} \times 8 \times \frac{1}{PCLK \times 10^6}$

Table 25.6 Calculating widths of SCLn high and low levels

Table 25.7 Clock source settings

SMR or SMR_SMCI.CKS[1:0] bits setting		
CKS[1:0] bits	Clock source	n
00b	PCLK clock	0
01b	PCLK/4 clock	1
10b	PCLK/16 clock	2
11b	PCLK/64 clock	3

 Table 25.8
 Base clock settings in smart card interface mode

SCMR.BCP2 bit setting	SMR_SMCI.BCP[1:0] bits setting		
BCP2 bit	BCP[1:0] bits	Base clock cycles for 1-bit period	S
0	00ь	93 clock cycles	93
0	01b	128 clock cycles	128
0	10b	186 clock cycles	186
0	11b	512 clock cycles	512
1	00ь	32 clock cycles	32
1	01b	64 clock cycles	64
1	10b	372 clock cycles	372
1	11b	256 clock cycles	256

Table 25.9 lists examples of BRR (N) settings in normal asynchronous mode. Table 25.10 lists the maximum bit rate settable for each operating frequency. Table 25.14 lists examples of BRR (N) settings in smart card interface mode.

In smart card interface mode, the number of base clock cycles S in a 1-bit data transfer time can be selected. For details, see section 25.6.4. Receive Data Sampling Timing and Reception Margin. Table 25.11 and Table 25.13 list the maximum bit rates with external clock input.

When either the Asynchronous Mode Base Clock Select bit (ABCS) or the Baud Rate Generator Double-speed Mode Select bit (BGDM) in the Serial Extended Mode Register (SEMR) is set to 1 in asynchronous mode, the bit rate becomes twice the value listed in Table 25.15. When both of those registers are set to 1, the bit rate becomes four times the listed value.

Table 25.5 Examples of DRR settings for unreferit bit fates in asynchronous mode (1) (10	Table 25.9	Examples of BRR settings for e	different bit rates in asynchronous me	ode (1) (1 of 3
--	------------	--------------------------------	--	-----------------

	Oper	Operating frequency PCLK (MHz)													
Bit rate	8 9.8304			10			12			12.288					
(bps)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00



	Operating frequency PCLK (MHz)														
Bit rate	8			9.830)4		10			12			12.288		
(bps)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	N	Error (%)
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	-	—	_	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00

Table 25.9 Examples of BRR settings for different bit rates in asynchronous mode (1) (2 of 3)

Table 25.9 Examples of BRR settings for different bit rates in asynchronous mode (1) (3 of 3)

	Operating frequency PCLK (MHz)																	
	14	ļ		16	;		17	.2032		18			19	.6608		20	1	
Bit rate (bps)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	248	-0.17	3	70	0.03	3	75	0.48	3	79	-0.12	3	86	0.31	3	88	-0.25
150	2	181	0.16	2	207	0.16	2	223	0.00	2	233	0.16	2	255	0.00	3	64	0.16
300	2	90	0.16	2	103	0.16	2	111	0.00	2	116	0.16	2	127	0.00	2	129	0.16
600	1	181	0.16	1	207	0.16	1	223	0.00	1	233	0.16	1	255	0.00	2	64	0.16
1200	1	90	0.16	1	103	0.16	1	111	0.00	1	116	0.16	1	127	0.00	1	129	0.16
2400	0	181	0.16	0	207	0.16	0	223	0.00	0	233	0.16	0	255	0.00	1	64	0.16
4800	0	90	0.16	0	103	0.16	0	111	0.00	0	116	0.16	0	127	0.00	0	129	0.16
9600	0	45	-0.93	0	51	0.16	0	55	0.00	0	58	-0.69	0	63	0.00	0	64	0.16
19200	0	22	-0.93	0	25	0.16	0	27	0.00	0	28	1.02	0	31	0.00	0	32	-1.36
31250	0	13	0.00	0	15	0.00	0	16	1.20	0	17	0.00	0	19	-1.70	0	19	0.00
38400			—	0	12	0.16	0	13	0.00	0	14	-2.34	0	15	0.00	0	15	1.73

Note: In this example, SEMR.ABCS = 0, SEMR.ABCSE = 0, and SEMR.BGDM = 0.

When either the ABCS or BGDM bit is set to 1, the bit rate doubles.

When both ABCS and BGDM are set to 1, the bit rate increases four times.

Table 25.10 maximum bit rate for each operating frequency in asynchronous mode (1 of 2)

	SEMR sett	ings				Maximum		SEMR settings					Maximum	
PCLK (MHz)	BGDM bit	ABCS bit	ABCSE bit	n	N	bit rate (bps)	PCLK (MHz)	CLK 1Hz) BGDM bit		ABCSE bit	n	N	bit rate (bps)	
8	0	0	0	0	0	250000	17.2032	0	0	0	0	0	537600	
		1	0	0	0	500000			1	0	0	0	1075200	
	1	0	0	0	0			1	0	0	0	0		
		1	0	0	0	1000000			1	0	0	0	2150400	
	Don't care	Don't care	1	0	0	1333333		Don't care	Don't care	1	0	0	2867200	
9.8304	0	0	0	0	0	307200	18	0	0	0	0	0	562500	
		1	0	0	0	614400	1		1	0	0	0	1125000	
	1	0	0	0	0			1	0	0	0	0		
		1	0	0	0	1228800			1	0	0	0	2250000	
	Don't care	Don't care	1	0	0	1638400		Don't care	Don't care	1	0	0	3000000	



	SEMR sett	ings				Maximum		SEMR sett	Maximum				
PCLK (MHz)	BGDM bit	ABCS bit	ABCSE bit	n	N	bit rate (bps)	PCLK (MHz)	BGDM bit	ABCS bit	ABCSE bit	n	N	bit rate (bps)
10	0	0	0	0	0	312500	19.6608	0	0	0	0	0	614400
		1	0	0	0	625000			1	0	0	0	1228800
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1250000			1	0	0	0	2457600
	Don't care	Don't care	1	0	0	1666666		Don't care	Don't care	1	0	0	3276800
12	0	0	0	0	0	375000	20	0	0	0	0	0	625000
		1	0	0	0	750000			1	0	0	0	1250000
	1	0	0	0	0			1	0	0	0	0	
		1	0	0	0	1500000			1	0	0	0	2500000
	Don't care	Don't care	1	0	0	2000000		Don't care	Don't care	1	0	0	3333333
12.288	0	0	0	0	0	384000				•			•
		1	0	0	0	768000							
	1	0	0	0	0								
		1	0	0	0	1536000							
	Don't care	Don't care	1	0	0	2048000							
14	0	0	0	0	0	437500							
		1	0	0	0	875000							
	1	0	0	0	0								
		1	0	0	0	1750000							
	Don't care	Don't care	1	0	0	2333333							
16	0	0	0	0	0	500000							
		1	0	0	0	1000000							
	1	0	0	0	0								
		1	0	0	0	2000000]						
	Don't care	Don't care	1	0	0	2666666							

 Table 25.10
 maximum bit rate for each operating frequency in asynchronous mode (2 of 2)

 Table 25.11
 Maximum bit rate with external clock input in asynchronous mode

Maximum bit rate (bps)	Maximum bit rate (bps)													
PCLK (MHz)	External input clock (MHz)	SEMR.ABCS = 0	SEMR.ABCS = 1											
8	2.0000	125000	250000											
9.8304	2.4576	153600	307200											
10	2.5000	156250	312500											
12	3.0000	187500	375000											
12.288	3.0720	192000	384000											
14	3.5000	218750	437500											
16	4.0000	250000	500000											
17.2032	4.3008	268800	537600											
18	4.5000	281250	562500											
19.6608	4.9152	307200	614400											
20	5.0000	312500	625000											



	Operating	frequency PCLI	K (MHz)						
	8		10		16		20		
Bit rate (bps)	n	N	n	N	n	N	n	N	
2.5 k	1	199	1	249	2	99	2	124	
5 k	1	99	1	124	1	199	1	249	
10 k	0	199	0	249	1	99	1	124	
25 k	0	79	0	99	0	159	0	199	
50 k	0	39	0	49	0	79	0	99	
100 k	0	19	0	24	0	39	0	49	
250 k	0	7	0	9	0	15	0	19	
500 k	0	3	0	4	0	7	0	9	
1 M	0	1			0	3	0	4	
2.5 M			0	0*1			0	1	
5 M							0	0*1	
7.5 M									

Table 25.12 BBR settings for different bit rates in clock synchronous and simple SPI modes

Note: Space: Setting prohibited.

Note 1. Continuous transmission or reception is not possible. After transmitting or receiving one frame of data, a 1-bit period elapses before starting to transmit or receive the next frame of data. The output of the synchronization clock is stopped for a 1-bit period. Therefore, it takes 9 bits worth of time to transfer one frame (8 bits) of data, and the average transfer rate is 8/9 times the bit rate.

Table 25.13 Maximum bit rate with external clock input in clock synchronous mode and simple SPI mode

PCLK (MHz)	External input clock (MHz)	Maximum bit rate (Mbps)
8	1.3333	1.3333333
10	1.6667	1.6666667
12	2.0000	2.000000
14	2.3333	2.3333333
16	2.6667	2.6666667
18	3.0000	3.000000
20	3.3333	3.3333333

 Table 25.14
 BBR settings for different bit rates in smart card interface mode (n = 0, S = 372) (1 of 2)

	Ope	rating	frequency PCLI	K (MH	z)								
	7.1424						10.7 [,]	136		13.00			
Bit rate (bps)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
9600	0	0	0.00	0	1	-30	0	1	-25	0	1	-8.99	

Table 25.14BBR settings for different bit rates in smart card interface mode (n = 0, S = 372) (2 of 2)

	Ope	rating	frequency PCLI	К (МН	z)							
	14.2	848		16.00			18.0	D		20.00		
Bit rate (bps)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
9600	0	1	0.00	0	1	12.01	0	2	-15.99	0	2	-6.66

Table 25.15Maximum bit rate for each operating frequency in smart card interface mode (S = 32) (1 of 2)

PCLK (MHz)	Maximum bit rate (bps)	n	Ν
10.00	156250	0	0



PCLK (MHz)	Maximum bit rate (bps)	n	N
10.7136	167400	0	0
13.00	203125	0	0
16.00	250000	0	0
18.00	281250	0	0
20.00	312500	0	0

Table 25.15 Maximum bit rate for each operating frequency in smart card interface mode (S = 32) (2 of 2)

Table 25.16 BBR settings for different bit rates in simple IIC mode

	Operating frequency PCLK (MHz)												
	8				10					20			
Bit rate (bps)	n N Error (%)		n N		Error (%)	n N		Error (%)	n	N	Error (%)		
10 k	0	24	0.0	0	30	0.8	1	12	-3.8	1	15	-2.3	
25 k	0	9	0.0	0	12	-3.8	1	4	0.0	1	5	4.2	
50 k	0	4	0.0	0	5	4.2	1	2	-16.7	1	2	4.2	
100 k ^{*1}	0	2	-16.7	0	3	-21.9	0	4	0.0	0	6	-10.7	
250 k	0	0	0.0	0	0	25.0	0	1	0.0	0	2	-16.7	
350 k	—	_	_	—	—	—	—	—	_	0	1	-10.7	
400 k ^{*1}	—	_	—	-	—	—	-	-	—	0	1	-21.9	

Note 1. The bit rate of 100 kbps and 400 kbps indicates the set value at which the error is on the minus side.

Table 25.17 Minimum widths at SCLn high and low levels for different bit rates in simple IIC mode

	Operating frequency PCLK (MHz)														
	8			10				16				20			
Bit rate (bps)	n	N	Minimum widths at SCLn high/low levels (µs)	n	N	Minimum widths at SCLn high/low levels (µs)	n	N	Minimum widths at SCLn high/low levels (µs)	n	N	Minimum widths at SCLn high/low levels (μs)			
10 k	0	24	43.75/50.00	0	30	43.40/49.60	1	12	45.5/52.00	1	15	44.80/51.20			
25 k	0	9	17.50/20.00	0	12	18.2/20.80	1	4	17.50/20.00	1	5	16.80/19.20			
50 k	0	4	8.75/10.00	0	5	8.40/9.60	1	2	10.50/12.00	1	2	8.40/9.60			
100 k	0	2	5.25/6.00	0	3	5.60/6.40	0	4	4.37/5.00	0	6	4.90/5.60			
250 k	0	0	1.75/2.00	0	0	1.40/1.60	0	1	1.75/2.00	0	2	2.10/2.40			
350 k	-	—	—	-	—	—	-	—	—	0	1	1.40/1.60			
400 k	-	—	—	-	—	—	_	—	—	0	1	1.40/1.60			

25.2.18 MDDR : Modulation Duty Register



MDDR corrects the bit rate adjusted by the BRR register.

When the BRME bit in SEMR is set to 1, the bit rate generated by the on-chip baud rate generator is evenly corrected using the settings in MDDR (M/256). Table 25.18 shows the relationship between the MDDR setting (M) and the bit rate (B).



The initial value of MDDR is 0xFF. Bit [7] in this register is fixed to 1.

The CPU can read the MDDR register, but this register is only writable when the TE and RE bits in SCR/SCR_SMCI are 0.

Table 25.18 Relationship between MDDR setting (M) and bit rate (B) when bit rate modulation function is used

B: Bit rate (bps)

M: MDDR setting (128 \leq MDDR \leq 256)

N: BRR setting for baud rate generator ($0 \le N \le 255$)

PCLK: Operating frequency (MHz)

n and S: Determined by the SMR/SMR_SMCI and SCMR register settings as listed in Table 25.7 and Table 25.8 in section 25.2.17. BRR : Bit Rate Register.

x: Don't care

	SEN sett	IR ings			
Mode	BGDM bit	ABCS bit	ABCSE bit	BRR setting	Error
Asynchronous multiprocessor transfer	0	0	0	$N = \frac{\text{PCLK} \times 10^{6}}{64 \times 2^{2n-1} \times (256/M) \times B} - 1$	Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 64 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$
	1	0	0	PCLK $\times 10^6$	$\left(\begin{array}{c} \text{DCLV} \times 10^6 \end{array} \right)$
	0	1	0	$N = \frac{1}{32 \times 2^{2n-1} \times (256/M) \times B} = 1$	$\operatorname{Error}(\%) = \left\{ \frac{P CLK \times 10}{B \times 32 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$
	1	1	0	$N = \frac{\text{PCLK} \times 10^{6}}{16 \times 2^{2n-1} \times (256/M) \times B} - 1$	Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 16 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$
	x	x	1	$N = \frac{\text{PCLK} \times 10^{6}}{12 \times 2^{2n-1} \times (256/M) \times B} - 1$	Error(%) = $\left\{ \frac{\text{PCLK} \times 10^6}{B \times 12 \times 2^{2n-1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$
Clock synchronous, simple SPI*				$N = \frac{\text{PCLK} \times 10^{6}}{8 \times 2^{2n-1} \times (256/M) \times B} - 1$	
Smart card interface				$N = \frac{\text{PCLK} \times 10^6}{S \times 2^{2n+1} \times (256/M) \times B} - 1$	$\operatorname{Error}(\%) = \left\{ \frac{\operatorname{PCLK} \times 10^6}{B \times S \times 2^{2n+1} \times (256/M) \times (N+1)} - 1 \right\} \times 100$
Simple IIC*2				$N = \frac{\text{PCLK} \times 10^{6}}{64 \times 2^{2n-1} \times (256/M) \times B} - 1$	_

Note 1. Do not use this function in clock synchronous mode or in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).

Note 2. Adjust the bit rate so that the widths at high and low level of the SCLn output in simple IIC mode satisfy the IIC standard.

Table 25.19 and Table 25.20 list examples of N settings in BRR and M settings in MDDR in normal asynchronous mode.

Table 25.19	Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (1 of 4	۱
	Examples of britt and mbbit settings for multiple bit fates in asynchronous mode (1) (1 of 4	,

	Opera	Operating frequency PCLK (MHz)													
	8					9.8304				10					
Bit rate (bps)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)
38400	0	5	236	0	0.03	0	7	(256) ^{*1}	0	0.00	0	10	173	1	-0.01
57600	0	3	236	0	0.03	0	4	240	0	0.00	0	4	236	0	0.03
115200	0	1	236	0	0.03	0	1	192	0	0.00	0	4	236	1	0.03
230400	0	0	236	0	0.03	0	0	192	0	0.00	0	1	189	1	0.14



Table 25.19 Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (2 of 4)

	Operat	ing freq	luency P	CLK (MH	łz)												
	8					9.8304						10					
Bit rate (bps)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)		
460800	0	0	236	1	0.03	0	0	192	1	0.00	0	0	189	1	0.14		

Table 25.19 Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (3 of 4)

	Operating frequency PCLK (MHz)														
	12					12.288					14				
Bit rate (bps)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)
38400	0	8	236	0	0.03	0	9	(256) ^{*1}	0	0.00	0	16	191	1	0.00
57600	0	5	236	0	0.03	0	4	192	0	0.00	0	13	236	1	0.03
115200	0	2	236	0	0.03	0	4	192	1	0.00	0	6	236	1	0.03
230400	0	2	236	1	0.03	0	2	230	1	-0.17	0	2	202	1	-0.11
460800	0	0	157	1	-0.18	0	0	154	1	-0.26	0	0	135	1	0.14

Table 25.19 Examples of BRR and MDDR settings for multiple bit rates in asynchronous mode (1) (4 of 4)

	Operating frequency PCLK (MHz)														
	16					17.2032					18				
Bit rate (bps)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)	n	N	м	BGDM bit	Error (%)
38400	0	11	236	0	0.03	0	13	(256) ^{*1}	0	0.00	0	18	166	1	-0.01
57600	0	7	236	0	0.03	0	6	192	0	0.00	0	18	249	1	-0.01
115200	0	3	236	0	0.03	0	6	192	1	0.00	0	8	236	1	0.03
230400	0	1	236	0	0.03	0	3	219	1	-0.20	0	1	210	0	0.14
460800	0	1	236	1	0.03	0	1	219	1	-0.20	0	0	210	0	0.14

Note 1. In this example, ABCS and ABCSE in SEMR are 0.

SEMR.BRME = 0 (M = 256) disables the bit rate modulation function.

Table 25.20 Examples of BRR and MDDR settings for different bit rates in asynchronous mode (2)

	Operating frequency PCLK (MHz)										
	19.6608					20					
Bit rate (bps)	n	N	м	BGDM bit	Error (%)	n	N	м	BGD M bit	Error (%)	
38400	0	15	(256)*1	0	0.00	0	10	173	0	-0.01	
57600	0	9	240	0	0.00	0	9	236	0	0.03	
115200	0	4	240	0	0.00	0	4	236	0	0.03	
230400	0	1	192	0	0.00	0	4	236	1	0.03	
460800	0	0	192	0	0.00	0	0	189	0	0.14	

Note 1. In this example, ABCS and ABCSE in SEMR are 0.

SEMR.BRME = 0 (M = 256) disables the bit rate modulation function.



25.2.19 SEMR : Serial Extended Mode Register

Base address:	SCI0 = 0x4007_	0000
	SCIm = 0x4007	0000 + 0

Offset address: 0x07

١

SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Bit position:	7	6	5	4	3	2	1	0
Bit field:	RXDE SEL	BGDM	NFEN	ABCS	ABCS E	BRME	_	_
/alue after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	—	This bit is read as 0. The write value should be 0.	R/W
1	—	This bit is read as 0. The write value should be 0.	R/W
2	BRME	Bit Rate Modulation Enable 0: Disable bit rate modulation function 1: Enable bit rate modulation function	R/W ^{*1}
3	ABCSE	 Asynchronous Mode Extended Base Clock Select 1 Valid only in asynchronous mode with SCR.CKE[1] = 0. 0: Clock cycles for 1-bit period determined by combination of the BGDM and ABCS bits in the SEMR register 1: Baud rate is 6 base clock cycles for 1-bit period 	R/W ^{*1}
4	ABCS	Asynchronous Mode Base Clock Select Valid only in asynchronous mode. 0: Select 16 base clock cycles for 1-bit period 1: Select 8 base clock cycles for 1-bit period	R/W*1
5	NFEN	 Digital Noise Filter Function Enable The NFEN bit must be 0 in all other modes. 0: In asynchronous mode: Disable noise cancellation function for RXDn input signal In simple I²C mode: Disable noise cancellation function for SCLn and SDAn input signals 1: In asynchronous mode: Enable noise cancellation function for RXDn input signal In simple I²C mode: Enable noise cancellation function for SCLn and SDAn input signals 	R/W*1
6	BGDM	 Baud Rate Generator Double-Speed Mode Select Valid only in asynchronous mode with SCR.CKE[1] = 0. 0: Output clock from baud rate generator with normal frequency 1: Output clock from baud rate generator with doubled frequency 	R/W*1
7	RXDESEL	Asynchronous Start Bit Edge Detection Select Valid only in asynchronous mode. 0: Detect low level on RXDn pin as start bit 1: Detect falling edge of RXDn pin as start bit	R/W ^{*1}

Note 1. Writable only when the TE and RE bits in SCR/SCR_SMCI are 0 (both serial transmission and reception are disabled).

The SEMR register selects the clock source for the 1-bit period in asynchronous mode.

BRME bit (Bit Rate Modulation Enable)

The BRME bit enables or disables the bit rate modulation function. The bit rate generated by the on-chip baud rate generator is evenly corrected when this function is enabled.

ABCSE bit (Asynchronous Mode Extended Base Clock Select 1)

The ABCSE bit sets the pulse number for the base clock in a 1-bit period to 6, and the double-frequency clock is output from the baud rate generator. When the bit rate is set to 6 while dividing the bus clock frequency, use this bit and set SMR.CKS[1:0] = 00b and BRR = 0.

Set it to 0 in modes other than asynchronous mode. Even in asynchronous mode, set it to 0 when using external clock.

ABCS bit (Asynchronous Mode Base Clock Select)

The ABCS bit selects the number of clock cycles for a 1-bit period.


NFEN bit (Digital Noise Filter Function Enable)

The NFEN bit enables or disables the digital noise filter function.

When the digital noise filter function is enabled:

- Noise cancellation is applied to the RXDn input signal in asynchronous mode
- Noise cancellation is applied to the SDAn and SCLn input signals in simple I²C mode

In all other modes, set the NFEN bit to 0 to disable the digital noise filter function. When the function is disabled, input signals are transferred as received.

BGDM bit (Baud Rate Generator Double-Speed Mode Select)

The BGDM bit selects whether or not to double the base clock frequency output from the baud rate generator.

The BGDM bit is valid when the on-chip baud rate generator is selected as the clock source (SCR.CKE[1] = 0) in asynchronous mode (SMR.CM = 0). When external clock is selected (SCR.CKE[1] = 1), set it to 0. The base clock is generated by the clock output from the baud rate generator. When the BGDM bit is set to 1, the base clock cycle is halved and the bit rate is doubled.

Set this bit to 0 in modes other than asynchronous mode.

RXDESEL bit (Asynchronous Start Bit Edge Detection Select)

The RXDESEL bit selects the detection method of the start bit for reception in asynchronous mode. When a break occurs, data reception operation depends on the setting of this bit. Set this bit to 1 when reception must be stopped while a break occurs or when reception must be started without keeping the RXDn pin input at the high level for the period of one data frame or longer after completion of the break.

Set this bit to 0 in modes other than asynchronous mode.

25.2.20 SNFR : Noise Filter Setting Register



Bit	Symbol	Function	R/W
2:0	NFCS[2:0]	Noise Filter Clock Select In asynchronous mode, selects the standard setting for the base clock. In simple I ² C mode, selects the standard settings for the clock source of the on-chip baud rate generator selected in the SMR.CKS[1:0] bits.	R/W*1
		 0 0 0: In asynchronous mode: Use clock signal divided by 1 with noise filter In simple I²C mode: Setting prohibited 0 0 1: In asynchronous mode: Setting prohibited In simple I²C mode: Use clock signal divided by 1 with noise filter 0 1 0: In asynchronous mode: Setting prohibited In simple I²C mode: Use clock signal divided by 2 with noise filter 0 1 1: In asynchronous mode: Setting prohibited In simple I²C mode: Use clock signal divided by 4 with noise filter 0 1 1: In asynchronous mode: Setting prohibited In simple I²C mode: Use clock signal divided by 4 with noise filter 1 0 0: In asynchronous mode: Setting prohibited In simple I²C mode: Use clock signal divided by 8 with noise filter 0 10: Setting prohibited 	
7:3	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible when the RE and TE bits in SCR/SCR_SMCI are 0 (serial reception and transmission disabled).

The SNFR register sets the digital noise filter clock.



NFCS[2:0] bits (Noise Filter Clock Select)

The NFCS[2:0] bits select the sampling clock for the digital noise filter. To use the noise filter in asynchronous mode, set these bits to 000b. In simple I²C mode, when 32 clocks are selected as one bit period in the basic clock selection bits of the SEMR register, set the NFCS [2: 0] bits in the range from 001b to 100b. When any other value is selected for the basic clock selection bit, set the NFCS bit to 001b.

25.2.21 SIMR1 : IIC Mode Register 1

```
SCI0 = 0x4007_0000
 Base address:
                 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)
Offset address:
                 0x09
                            6
                                                                                0
    Bit position:
                    7
                                     5
                                              4
                                                      3
                                                               2
                                                                        1
       Bit field:
                                 IICDL[4:0]
                                                                               IICM
                            0
                                     0
                                                      0
                                                                        0
                                                                                0
Value after reset:
                    0
                                              0
                                                               0
```

Bit	Symbol	Function	R/W
0	IICM	Simple IIC Mode Select 0: SCMR.SMIF = 0: Asynchronous mode (including multi-processor mode), clock synchronous mode, or simple SPI mode SCMR.SMIF = 1: Smart card interface mode 1: SCMR.SMIF = 0: Simple IIC mode SCMR.SMIF = 1: Setting prohibited	R/W ^{*1}
2:1	—	These bits are read as 0. The write value should be 0.	R/W
7:3	IICDL[4:0]	SDAn Delay Output Select SDAn signal output delay in cycles of the clock signal from the on-chip baud rate generator. 0x00: No output delay Others: (IICDL - 1) to (IICDL) cycles	R/W*1

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SIMR1 selects simple IIC mode and the number of delay stages for the SDAn output.

IICM bit (Simple IIC Mode Select)

In combination with the SCMR.SMIF bit, the IICM bit selects the operating mode.

IICDL[4:0] bits (SDAn Delay Output Select)

The IICDL[4:0] bits specify an output delay on the SDAn pin relative to the falling edge of the output on the SCLn pin.

The available delay settings range from no delay to 31 cycles, with the clock signal from the on-chip baud rate generator as the base. The signal obtained by frequency-dividing PCLK by the divisor set in SMR.CKS[1:0] is supplied as the clock signal from the on-chip baud rate generator. Set 00000b to IICDL[4:0] bits unless operation is in simple IIC mode. In simple IIC mode, set the bits to a value in the range from 00001b to 11111b.

Table 25.21 Settable value of IICDL[4: 0] bits in each communication mode

Communication mode	ABCS	Settable value of IICDL[4:0] bits
Other than simple IIC mode	Don't care	00000Ь
Simple IIC mode	0	00001b to 11111b
	1	00001b to 00100b



25.2.22 SIMR2 : IIC Mode Register 2

Base address:	SCI0 = 0x4007_0000
	SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Offset address: 0x0A

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	IICAC KT	_	_	_	IICCS C	IICINT M
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	IICINTM	IIC Interrupt Mode Select 0: Use ACK/NACK interrupts 1: Use reception and transmission interrupts	R/W ^{*1}
1	IICCSC	Clock Synchronization 0: Do not synchronize with clock signal 1: Synchronize with clock signal	R/W ^{*1}
4:2	—	These bits are read as 0. The write value should be 0.	R/W
5	IICACKT	ACK Transmission Data 0: ACK transmission 1: NACK transmission and ACK/NACK reception	R/W
7:6	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

SIMR2 selects how reception and transmission are controlled in simple IIC mode.

IICINTM bit (IIC Interrupt Mode Select)

The IICINTM bit selects the sources of interrupt requests in simple IIC mode.

IICCSC bit (Clock Synchronization)

Set the IICCSC bit to 1 if the internally generated SCLn clock signal is to be synchronized when the SCLn pin is driven low because a wait was inserted by another other device.

The SCLn clock signal is not synchronized if the IICCSC bit is 0. The SCLn clock signal is generated according to the rate selected in the BRR register regardless of the level being input on the SCLn pin.

Set the IICCSC bit to 1 except during debugging.

IICACKT bit (ACK Transmission Data)

Transmitted data contains ACK bits. Set the IICACKT bit to 1 when ACK and NACK bits are received.

25.2.23 SIMR3 : IIC Mode Register 3

Base address:	SCI0 = SCIm =	SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)							
Offset address:	0x0B								
Bit position:	7	6	5	4	3	2	1	0	
Bit field:	IICSCLS[1:0]		IICSD/	AS[1:0]	IICSTI F	IICST PREQ	IICRS TARE Q	IICSTA REQ	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	IICSTAREQ	Start Condition Generation	R/W
		 0: Do not generate start condition 1: Generate start condition^{*1 *3 *5 *6} 	



Bit	Symbol	Function	R/W
1	IICRSTAREQ	Restart Condition Generation 0: Do not generate restart condition 1: Generate restart condition ^{*2 *3 *5 *6}	R/W
2	IICSTPREQ	Stop Condition Generation 0: Do not generate stop condition 1: Generate stop condition ^{*2 *3 *5 *6}	R/W
3	IICSTIF	 Issuing of Start, Restart, or Stop Condition Completed Flag 0: No requests are being made for generating conditions, or a condition is being generated 1: Generation of start, restart, or stop condition is complete. When 0 is written to IICSTIF, it is set to 0^{*4} 	R/W ^{*4}
5:4	IICSDAS[1:0]	SDAn Output Select 0 0: Output serial data 0 1: Generate start, restart, or stop condition 1 0: Output low on SDAn pin 1 1: Drive SDAn pin to high-impedance state	R/W
7:6	IICSCLS[1:0]	SCLn Output Select 0 0: Output serial clock 0 1: Generate start, restart, or stop condition 1 0: Output low on SCLn pin 1 1: Drive SCLn pin to high-impedance state	R/W

Note 1. Only generate a start condition after checking the bus state and confirming that the bus is free.

Note 2. Generate a restart or stop condition after checking the bus state and confirming that the bus is busy.

Note 3. Do not set more than one of the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits to 1 at a given time.

Note 4. Write only 0. When 1 is written, the value is ignored.

Note 5. Execute the generation of a condition after the value of the IICSTIF flag is 0.

Note 6. Do not write 0 to this bit while it is 1. Generation of a condition is suspended by writing 0 to this bit while it is 1.

The SIMR3 register is used to control the start, restart, and stop conditions in the simple I^2C mode, and to hold the SSDAn and SSCLn pins at fixed levels.

IICSTAREQ bit (Start Condition Generation)

When a start condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICSTAREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.

[Clearing condition]

• On completion of start condition generation.

IICRSTAREQ bit (Restart Condition Generation)

When a restart condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICRSTAREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.

[Clearing condition]

• On completion of restart condition generation.

IICSTPREQ bit (Stop Condition Generation)

When a stop condition is to be generated, set both IICSDAS[1:0] and IICSCLS[1:0] to 01b in addition to setting the IICSTPREQ bit to 1.

[Setting condition]

• On writing 1 to the bit.



[Clearing condition]

• On completion of stop condition generation.

IICSTIF flag (Issuing of Start, Restart, or Stop Condition Completed Flag)

After generating a condition, the IICSTIF flag indicates that the condition generation is complete. When using the IICSTAREQ, IICRSTAREQ, or IICSTPREQ bit to cause generation of a condition, do so after setting the IICSTIF flag to 0.

When the IICSTIF flag is 1 while an interrupt request is enabled by setting the SCR.TEIE bit, an STI request is output.

[Setting condition]

• On completion of a start, restart, or stop condition generation.

If the setting condition conflicts with any of the clearing conditions for the flag, the clearing condition takes precedence.

[Clearing conditions]

- On writing 0 to the bit. After writing 0 to the IICSTIF bit, read the bit to check that it is actually set to 0.
- On writing 0 to the SIMR1.IICM bit when operation is not in simple IIC mode.
- On writing 0 to the SCR.TE bit.

IICSDAS[1:0] bits (SDAn Output Select)

The IICSDAS[1:0] bits control output from the SDAn pin. Set IICSDAS[1:0] and IICSCLS[1:0]to the same value during normal operations.

IICSCLS[1:0] bits (SCLn Output Select)

The IICSCLS[1:0] bits control output from the SCLn pin. Set IICSDAS[1:0] and IICSCLS[1:0] to the same value during normal operations.

25.2.24 SISR : IIC Status Register



Bit	Symbol	Function	R/W			
0	IICACKR	CK Reception Data Flag				
		0: ACK received 1: NACK received				
1	—	This bit is read as 0.	R			
2	—	The read value is undefined.	R			
3	—	This bit is read as 0.	R			
5:4	—	The read value is undefined.	R			
7:6	_	These bits are read as 0.	R			

SISR monitors the state in simple IIC mode.

IICACKR flag (ACK Reception Data Flag)

Received ACK and NACK bits can be read from the IICACKR flag. The IICACKR flag is updated on the rising edge of the SCLn clock for the received ACK/NACK bit.



25.2.25 SPMR : SPI Mode Register

Base address: SCI0 = 0x4007_0000 SCIm = 0x4007_0000 + 0x0020 × m (m = 1 to 3, 9)

Offset address: 0x0D

Bit position:	7	6	5	4	3	2	1	0
Bit field:	СКРН	CKPO L	—	MFF	_	MSS	CTSE	SSE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SSE	SSn Pin Function Enable	R/W ^{*1}
		0: Disable SSn pin function1: Enable SSn pin function	
1	CTSE	CTS Enable	R/W*1
		0: Disable CTS function (enable RTS output function)1: Enable CTS function	
2	MSS	Master Slave Select	R/W ^{*1}
		0: Transmit through TXDn pin and receive through RXDn pin (master mode)1: Receive through TXDn pin and transmit through RXDn pin (slave mode)	
3	—	This bit is read as 0. The write value should be 0.	R/W
4	MFF	Mode Fault Flag	R/W*2
		0: No mode fault error	
		1: Mode fault error	
5	_	This bit is read as 0. The write value should be 0.	R/W
6	CKPOL	Clock Polarity Select	R/W*1
		0: Do not invert clock polarity	
		1: Invert clock polarity	
7	СКРН	Clock Phase Select	R/W ^{*1}
		0: Do not delay clock	
		1: Delay clock	

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

Note 2. Only 0 can be written to this bit, to clear the flag.

SPMR selects the extension settings in asynchronous and clock synchronous modes.

SSE bit (SSn Pin Function Enable)

Set the SSE bit to 1 to use the SSn pin to control transmission and reception in simple SPI mode. Set this bit to 0 in all other modes. In simple SPI mode, when master mode is selected (SCR.CKE[1:0] = 00b and SPMR.MSS = 0) and there is a single master, the SSn pin on the master side is not required to control reception and transmission. In such a case, set the SSE bit to 0. Do not set both the SSE and CTSE bits to 1. If this setting is made, operation is the same as that when these bits are set to 0.

CTSE bit (CTS Enable)

Set the CTSE bit to 1 if the SSn pin is to be used for inputting the CTS control signal to control transmission and reception. The RTS signal is output when this bit is set to 0. Set this bit to 0 in smart card interface mode, simple SPI mode, and simple IIC mode. Do not set both the CTSE and SSE bits to 1. If this setting is made, operation is the same as that when these bits are set to 0.

MSS bit (Master Slave Select)

The MSS bit selects master or slave operation in simple SPI mode. The functions of the TXDn and RXDn pins are reversed when this bit is set to 1, so that data is received through the TXDn pin and transmitted through the RXDn pin.

Set this bit to 0 in modes other than simple SPI mode.



MFF flag (Mode Fault Flag)

The MFF flag indicates mode fault errors. In a multi-master configuration, determine the mode fault error occurrence by reading this flag.

[Setting condition]

• When input on the SSn pin is low during master operation in simple SPI mode (SSE bit = 1 and MSS bit = 0).

[Clearing condition]

• On writing 0 to the bit after it is read as 1.

CKPOL bit (Clock Polarity Select)

The CKPOL bit selects the polarity of the clock signal output through the SCKn pin. See Figure 25.69 for details. Set the CKPOL bit to 0 in all modes other than simple SPI mode and clock synchronous mode.

CKPH bit (Clock Phase Select)

The CKPH bit selects the phase of the clock signal output through the SCKn pin. See Figure 25.69 for details. Set the CKPH bit to 0 in all modes other than simple SPI mode and clock synchronous mode.

25.2.26 FCR : FIFO Control Register

Base address: SCI0 = 0x4007_0000 Offset address: 0x14

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		RSTR	G[3:0]			RTRO	G[3:0]			TTRO	G[3:0]		DRES	TFRS T	RFRS T	FM
Value after reset:	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	FM	FIFO Mode Select Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode. 0: Non-FIFO mode. Selects TDR/RDR or TDRHL/RDRHL for communication. 1: FIFO mode. Selects FTDRHL/FRDRHL for communication.	R/W ^{*1}
1	RFRST	Receive FIFO Data Register Reset Valid only when FCR.FM = 1. 0: Do not reset FRDRHL 1: Reset FRDRHL	R/W
2	TFRST	Transmit FIFO Data Register Reset Valid only when FCR.FM = 1. 0: Do not reset FTDRHL 1: Reset FTDRHL	R/W
3	DRES	Receive Data Ready Error Select Selects the interrupt requested when detecting receive data ready. 0: Receive data full interrupt (SCIn_RXI) 1: Receive error interrupt (SCIn_ERI)	R/W
7:4	TTRG[3:0]	Transmit FIFO Data Trigger Number Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode. The trigger number is specified in the TTRG[3:0] bits.	R/W
11:8	RTRG[3:0]	Receive FIFO Data Trigger Number Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode. The trigger number is specified in the RTRG[3:0] bits.	R/W



Bit	Symbol	Function	R/W
15:12	RSTRG[3:0]	RTS Output Active Trigger Number Select Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode, when FCR.FM = 1, SPMR.CTSE = 0, and SPMR.SSE = 0. The trigger number is specified in the RSTRG[3:0] bits.	R/W

Note 1. Writable only when TE = 0 and RE = 0.

FCR selects FIFO mode, resets FTDRHL and FRDRHL, selects the FIFO data trigger number for transmission or reception, and selects the RTS output active trigger number.

FM bit (FIFO Mode Select)

When the FM bit is set to 1, FTDRHL and FRDRHL are selected for communication. When the FM bit is set to 0, TDR and RDR, or TDRHL and RDRHL are selected for communication.

RFRST bit (Receive FIFO Data Register Reset)

When the RFRST bit is set to 1, the FRDRHL register is reset and the received data count resets to 0. When 1 is written to the RFRST bit, it clears to 0 after 1 PCLK.

TFRST bit (Transmit FIFO Data Register Reset)

When the TFRST bit is set to 1, the FTDRHL register is reset and the transmit data count resets to 0. When 1 is written to the TFRST bit, it clears to 0 after 1 PCLK.

DRES bit (Receive Data Ready Error Select)

When detecting a receive data ready error, the selection can be made from an SCIn_RXI interrupt request or an SCIn_ERI interrupt request. When starting DTC and reading from the FRDRH and FRDRL registers, set the DRES bit to 1.

TTRG[3:0] bits (Transmit FIFO Data Trigger Number)

The TDFE flag is set to 1 when the amount of transmit data in FTDRHL is equal to or less than the transmit triggering number specified in the TTRG[3:0] bits, and software can write data to FTDRHL. If SCR.TIE = 1, an SCIn_TXI interrupt request occurs.

RTRG[3:0] bits (Receive FIFO Data Trigger Number)

The RDF flag is set to 1 when the amount of receive data in FRDRHL is equal to or greater than the receive triggering number specified in the RTRG[3:0] bits, and software can read data from FRDRHL. If SCR.RIE = 1, an SCIn_RXI interrupt request occurs.

When RTRG[3:0] is 0, the RDF flag is not set even when the amount of data in the receive FIFO is equal to 0, and an SCIn_RXI interrupt does not occur.

RSTRG[3:0] bits (RTS Output Active Trigger Number Select)

When the amount of receive data stored in FRDRHL is equal to or greater than the receive triggering number specified in the RSTRG[3:0] bits, the RTS signal goes high.

When RSTRG[3:0] is 0, the RTS signal does not go high even when the amount of data in FRDRHL is equal to 0.

25.2.27 FDR : FIFO Data Count Register

Base address: SCI0 = 0x4007_0000 Offset address: 0x16 Bit position: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit field T[4:0] R[4:0] Value after reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0



Bit	Symbol	Function	R/W
4:0	R[4:0]	Receive FIFO Data Count Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode, when FCR.FM = 1. Indicates the amount of receive data stored in FRDRHL.	R
7:5	—	These bits are read as 0.	R
12:8	T[4:0]	Transmit FIFO Data Count Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode, when FCR.FM = 1. Indicates the amount of non-transmitted data stored in FTDRHL.	R
15:13	—	These bits are read as 0.	R

The FDR register indicates the amount of data stored in FRDRHL and FTDRHL.

R[4:0] bits (Receive FIFO Data Count)

The R[4:0] bits indicate the amount of receive data stored in FRDRHL. 0x00 means no receive data, and 0x10 means that the maximum received data is stored in FRDRHL.

T[4:0] bits (Transmit FIFO Data Count)

The T[4:0] bits indicate the amount of non-transmitted data stored in FTDRHL. 0x00 means no transmit data, and 0x10 means that all (maximum amount) of the data to be transmitted is stored in FTDRHL.

25.2.28 LSR : Line Status Register

Base address:	SCI0 =	0x4007_	0000													
Offset address:	0x18															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	—		F	PNUM[4:0]		_		F	NUM[4:0]		-	ORER
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	ORER	Overrun Error Flag Valid only in asynchronous mode, including multi-processor mode, or clock synchronous mode, and when FIFO is selected.	R*1
		0: No overrun error occurred 1: Overrun error occurred	
1	—	This bit is read as 0.	R
6:2	FNUM[4:0]	Framing Error Count Indicates the amount of data with a framing error in the receive data stored in FRDRHL.	R
7	—	This bit is read as 0.	R
12:8	PNUM[4:0]	Parity Error Count Indicates the amount of data with a parity error in the receive data stored in FRDRHL.	R
15:13	_	These bits are read as 0.	R

Note 1. Write 0 to SSR_FIFO.ORER to clear the flag.

The LSR register indicates the receive error status.

ORER flag (Overrun Error Flag)

The ORER flag reflects the value in SSR_FIFO.ORER.

FNUM[4:0] bits (Framing Error Count)

The FNUM[4:0] value indicates the amount of data with a framing error stored in the FRDRHL register.



PNUM[4:0] bits (Parity Error Count)

The PNUM[4:0] value indicates the amount of data with a parity error stored in the FRDRHL register.

25.2.29 CDR : Compare Match Data Register



Bit	Symbol	Function	R/W
8:0	CMPD[8:0]	Compare Match Data Holds compare data pattern for address match wakeup function.	R/W
15:9	—	These bits are read as 0. The write value should be 0.	R/W

The CDR register sets the compare data for the address match function.

CMPD[8:0] bits (Compare Match Data)

The CMPD[8:0] bits set the data to be compared to receive data for the address match function, when the address match function is enabled (DCCR.DCME = 1).

Three bit lengths are available:

- CMPD[6:0] with 7-bit length
- CMPD[7:0] with 8-bit length
- CMPD[8:0] with 9-bit length

25.2.30 DCCR : Data Compare Match Control Register

Base address: SCI0 = 0x4007_0000 Offset address: 0x13

Bit position:	7	6	5	4	3	2	1	0
Bit field:	DCME	IDSEL	_	DFER	DPER	_	_	DCMF
Value after reset:	0	1	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	DCMF	Data Compare Match Flag 0: Not matched 1: Matched	R/(W) ^{*1}
2:1	—	These bits are read as 0. The write value should be 0.	R/W
3	DPER	Data Compare Match Parity Error Flag 0: No parity error occurred 1: Parity error occurred	R/(W) ^{*1}
4	DFER	Data Compare Match Framing Error Flag 0: No framing error occurred 1: Framing error occurred	R/(W) ^{*1}
5	—	This bit is read as 0. The write value should be 0.	R/W
6	IDSEL	ID Frame Select Valid only in asynchronous mode, including multi-processor mode. 0: Always compare data regardless of the MPB bit value 1: Only compare data when MPB bit = 1 (ID frame)	R/W



Bit	Symbol	Function	R/W
7	DCME	Data Compare Match Enable Valid only in asynchronous mode, including multi-processor mode.	R/W
		0: Disable address match function1: Enable address match function	

Note 1. Only 0 can be written, to clear the flag after reading 1.

The DCCR register controls the address match function.

DCMF flag (Data Compare Match Flag)

The DCMF flag indicates that the SCI detected a receive data match with the comparison data (CDR.CMPD).

[Setting condition]

• On match of the comparison data (CDR.CMPD) with the receive data when DCCR.DCME = 1.

[Clearing condition]

• When 0 is written after 1 is read from DCMF.

Clearing the SCR.RE bit to 0 does not affect the DCMF flag, which retains its previous value.

DPER flag (Data Compare Match Parity Error Flag)

The DPER flag indicates that a parity error occurred on address match detection (receive data match detection).

[Setting condition]

• When a parity error is detected in a frame in which an address match is detected.

[Clearing conditions]

• When 0 is written after 1 is read from DPER.

When the SCR.RE bit is set to 0 (serial reception is disabled), the DPER flag is not affected and retains its previous value.

DFER flag (Data Compare Match Framing Error Flag)

The DFER flag indicates that a framing error occurred on address match detection (receive data match detection).

[Setting conditions]

• When a stop bit of a frame in which an address match is detected is 0.

When in 2-stop-bit mode, only the first bit of the stop bits is checked for a value of 1 (the second stop bit is not checked).

[Clearing conditions]

• When 0 is written after 1 is read from DFER.

When the SCR.RE bit is set to 0 (serial reception is disabled), the DFER flag is not affected and retains its previous value.

IDSEL bit (ID Frame Select)

The IDSEL bit selects whether to compare data regardless of the MPB bit value or to compare data only when MPB = 1 (ID frame), when the address match function is enabled.

DCME bit (Data Compare Match Enable)

The DCME bit enables or disables the address match function (data compare match function).

If the SCI detects a match to the comparison data (CDR.CMPD) with the receive data, the DCME bit clears automatically, after which SCI operation mode is in normal receive mode. See section 25.3.6. Address Match (Receive Data Match Detection) Function.

The write value must be 0 for all modes other than asynchronous mode.



25.2.31 SPTR : Serial Port Register

Base address:	SCI0 =	0x4007_	0000		
Offset address:	0x1C				
Bit position:	7	6	5	4	
					Γ



Bit	Symbol	Function	R/W
0	RXDMON	Serial Input Data Monitor Indicates the state of the RXDn pin.	R
		0: RXDn terminal is the low level.1: RXDn terminal is the High level.	
1	SPB2DT	Serial Port Break Data Select Selects the output level of the TXDn pin when SCR.TE = 0.	R/W
		0: Low level is output in TXDn terminal.1: High level is output in TXDn terminal.	
2	SPB2IO	Serial Port Break I/O Selects whether the value of SPB2DT is output to TXDn pin.	R/W
		 Do not output value of SPB2DT bit on TXDn pin Output value of SPB2DT bit on TXDn pin 	
7:3	—	These bits are read as 0. The write value should be 0.	R/W

The SPTR register provides confirmation of the serial reception pin (RXDn pin) status and sets the transmission pin status.

This register can only be used in asynchronous mode.

The TXDn pin status is determined by the combination of SCR.TE, SPTR.SPB2IO, and SPTR.SPB2DT settings, as shown in Table 25.22.

Value of SCR.TE	Value of SPTR.SPB2IO	Value of SPTR.SPB2DT	TXDn pin status
0	0	—	Hi-Z (initial value)
0	1	0	Low level output
0	1	1	High level output
1	—	—	Serial transmit data is output

Note: —: Do not care.

Note: Use the SPTR register in asynchronous mode only. Using this register in any other mode is not guaranteed.

25.3 Operation in Asynchronous Mode

Figure 25.2 shows the general format for asynchronous serial communications. One frame consists of a start bit (low level), transmit or receive data, a parity bit, and stop bits (high level). In asynchronous serial communications, the communications line is usually held in the mark state (high level).

The SCI monitors the communications line. When the SCI detects a low, it regards that as a start bit and starts serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications. Both the transmitter and receiver have a double-buffered structure in addition to FIFO mode, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.







25.3.1 Serial Data Transfer Format

Table 25.23 lists the serial data transfer formats that can be used in asynchronous mode. Any of 18 transfer formats can be selected with the SMR and SCMR settings. For details on the multi-processor function, see section 25.4. Multi-Processor Communication Function.

SCMR setting	SMR se	etting			Serial	transfe	r forma	at and	frame	length							
CHR1	CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11 	12	13
0	0	0	0	0	ST	9-bit o	data		-			-	-	-	SP	_	
0	0	0	0	1	ST	9-bit o	data								SP	SP	-
0	0	1	0	0	ST	9-bit o	data								Р	SP	_
0	0	1	0	1	ST	9-bit o	lata								Р	SP	SP
1	0	0	0	0	ST	8-bit o	lata							SP	_		
1	0	0	0	1	ST	8-bit o	lata							SP	SP	_	
1	0	1	0	0	ST	8-bit o	lata							Ρ	SP	_	
1	0	1	0	1	ST	8-bit o	lata							Ρ	SP	SP	_
1	1	0	0	0	ST	7-bit o	lata						SP	-			
1	1	0	0	1	ST	7-bit o	lata						SP	SP	_		
1	1	1	0	0	ST	7-bit o	lata						Ρ	SP	_		
1	1	1	0	1	ST	7-bit o	lata						Ρ	SP	SP	_	

 Table 25.23
 Serial transfer formats in asynchronous mode (1 of 2)



SCMR setting	SMR se	tting			Serial	transfe	er form	nat and	frame	length							
CHR1	CHR	PE	MP	STOP	 1	2	3	4	5	6	7	8	9	10 	11 	12	13
0	0	_	1	0	ST	9-bit o	data								MPB	SP	_
0	0	_	1	1	ST	9-bit o	data								MPB	SP	SP
1	0	_	1	0	ST	8-bit o	data							MPB	SP	-	
1	0	_	1	1	ST	8-bit o	data							MPB	SP	SP	_
1	1	_	1	0	ST	7-bit o	lata						MPB	SP	-		
1	1	_	1	1	ST	7-bit o	data						MPB	SP	SP	-	

Table 25.23 Serial transfer formats in asynchronous mode (2 o	°2)
---	-----

ST: Start bit

SP: Stop bit

P: Parity bit

MPB: Multi-processor bit

25.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times^{*1} the bit rate.

In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization.

Because receive data is sampled on the rising edge of the 8th pulse^{*1} of the base clock, data is latched at the middle of each bit, as shown in Figure 25.3 The reception margin in asynchronous mode is determined by the following formula (1):

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 [\%] \quad \dots \quad \text{Formula (1)}$$

- Note: M: Reception margin
 - N: Ratio of bit rate to clock
 - (N = 16 when SEMR.ABCSE = 0 and SEMR.ABCS = 0,
 - N = 8 when SEMR.ABCS = 1,
 - N = 6 when SEMR.ABCSE = 1)
 - D: Duty cycle of clock (D = 0.5 to 1.0)
 - L: Frame length (L = 9 to 13)
 - F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined using the following formula: $M = \{0.5 - 1/(2 \times 16)\} \times 100 (\%) = 46.875 \%$

This represents the computed value. Renesas recommends a margin of 20% to 30% in system design.

Note 1. In this example, the SEMR.ABCS bit is 0 and the SEMR.ABCSE is 0. When the ABCS bit is 1 and the ABCSE bit is 0, a frequency of 8 times the bit rate is used as a base clock, and receive data is sampled on the rising edge of the 4th pulse of the base clock.

When the ABCSE bit is 1, a sextuple frequency of a bit rate is used as a base clock, and receive data is sampled on the rising edge of the 3rd pulse of the base clock.





Figure 25.3 Receive data sampling timing in asynchronous mode

25.3.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKn pin can be selected as the transfer clock of the SCI, based on the SMR.CM and SCR.CKE[1:0] settings.

When an external clock is input to the SCKn pin, the clock frequency must be 16 times the bit rate (when SEMR.ABCS = 0) or 8 times the bit rate (when SEMR.ABCS = 1).

When the SCI uses its internal clock, the clock can be output from the SCKn pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is configured so that the rising edge of the clock is in the middle of the transmit data, as shown in Figure 25.4.

When clock output is enabled, the clock is output after setting the SCR.TE or SCR.RE bit to 1.



Figure 25.4 Phase relationship between output clock and transmit data in asynchronous mode when SMR.CHR = 0, PE = 1, MP = 0, and STOP = 1

25.3.4 Double-Speed Operation and Frequency of 6 Times the Bit Rate

When the SEMR.ABCS bit is set to 1 and eight pulses of the base clock for a 1-bit period is selected, the SCI operates on the bit rate twice that of when ABCS is set to 0. When the SEMR.BGDM bit is set to 1, the cycle of the base clock is half and the bit rate is double that of when BGDM is set to 0. When the SCR.CKE[1] bit is set to 0 and the on-chip baud rate generator is selected, setting the ABCS and BGDM bits to 1 allows the SCI to operate at a bit rate four times that when the ABCS and BGDM bits are set to 0.

When the SEMR.ABCSE bit is set to 1, the number of base clock pulses is 6 during a period of 1 bit, and the SCI operates at a bit rate 16/3 times that when SEMR.ABCS = 0, SEMR.BGDM = 0, and SEMR.ABCSE = 0.

As shown by Formula (1) in section 25.3.2. Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, the reception margin decreases when the SEMR.ABCS or SEMR.ABCSE bit is set to 1. Therefore, if the target bit rate can be obtained with ABCS or ABCSE set to 0, it is recommended that you use the SCI with ABCS and ABCSE set to 0.



25.3.5 CTS and RTS Functions

The CTS function uses input on the CTSn_RTSn pin in transmission control. Setting the SPMR.CTSE bit to 1 enables the CTS function.

When the CTS function is enabled, placing a low level on the CTSn_RTSn pin causes transmission to start.

Driving the CTSn_RTSn pin high while transmission is in progress does not affect transmission of the current frame.

In the RTS function, which uses output on the CTSn_RTSn pin, a low level is output when reception becomes possible. Conditions for output of the low and high levels are shown in this section.

[Conditions for low level output]

Satisfaction of all conditions are listed in this section.

Non-FIFO selected

- The value of the SCR.RE bit is 1
- Reception is not in progress
- There is no received data yet to be read
- The ORER, FER, and PER flags in the SSR register are all 0

FIFO selected

- The value of the SCR.RE bit is 1
- The amount of receive data written in FRDRHL is equal to or less than the setting value of FCRH.RSTRG[3:0]
- The ORER flag in the SSR_FIFO register (ORER in FRDRH) is 0

[Condition for high level output]

• The conditions for low-level output are not satisfied

25.3.6 Address Match (Receive Data Match Detection) Function

The address match function can be used only in asynchronous mode.

If the DCCR.DCME bit is set to 1^{*2} , when one frame of data is received, the SCI compares that received data with the data set in CDR.CMPD. If the SCI detects a match to the comparison data (CDR.CMPD^{*1}) with the received data, the SCI can issue the SCIn_RXI interrupt request.

If the SMR.MP bit is set to 0, comparison occurs only for valid data in receive format. In multi-processor mode (SMR.MP bit = 1), if the DCCR.IDSEL bit is set to 1, receive data where the MPB bit is 1 is subject to comparison for address match and receive data where the MPB bit is 0 is always treated as a non-match.

If the DCCR.IDSEL bit is set to 0, SCI performs address match detection regardless of the MPB bit value of the received data.

Until SCI detects a match to the comparison data (CDR.CMPD^{*1}) with receive data, received data is skipped (discarded), and the SCI cannot detect a parity error or framing error.

When SCI detects a match, the DCCR.DCME bit is automatically cleared, and the DCCR.DCMF flag is set to 1. If the DCCR.IDSEL bit is set to 1, the SCR.MPIE bit is automatically cleared. If DCCR.IDSEL is set to 0, the value of the SCR.MPIE bit is retained. If the SCR.RIE bit is set to 1, the SCI issues an SCIn_RXI interrupt request.

If the SCI detects a framing error in the receive data for which a match is detected, the DCCR.DFER flag is set to 1, and if the SCI detects a parity error in that frame, the DCCR.DPER flag is set to 1. The compared receive data is not stored in the RDR register, and SSR.RDRF remains 0. When FCR.FM = 1, the RDR register indicates the FRDRHL register, and the SSR.RDRF flag indicates the SSR_FIFO.RDF flag.

After the SCI detects a match, and DCCR.DCME is automatically cleared, the SCI receives the next data continuously based on the current register setting.

When the DCCR.DFER or DCCR.DPER flag is set, the address match is not performed. Before enabling the address match function, set the DCCR.DFER and DCCR.DPER flags to 0.

Examples of the address match function are shown in Figure 25.5 and Figure 25.6.



Note 1. This comparative target can select one length of 3 types: CMPD[6:0] with 7-bit length, CMPD[7:0] with 8-bit length, and CMPD[8:0] with 9-bit length.

Note 2. Set the DCCR.DCME bit to 1 before receiving the start bit of the received frame that performs address matching.



Figure 25.5 Example of address match (1) normal mode







25.3.7 SCI Initialization in Asynchronous Mode

Before transmitting and receiving data, start by writing the initial value 0x00 to the SCR register, then continue through the SCI initialization procedure (select non-FIFO or FIFO) shown in Table 25.24 and Table 25.25. Whenever the operating mode or transfer format is to be changed, the SCR register must be initialized before the change is made.

When the external clock is used in asynchronous mode, ensure that the clock signal is supplied during initialization.



- Note: Setting the SCR.RE bit to 0 initializes neither the ORER, FER, RDRF, RDF, PER, and DR flags in SSR/SSR_FIFO nor RDR and RDRHL. When the TE bit is set to 0, the TEND flag for the selected FIFO buffer is not initialized.
- Note: In non-FIFO mode, switching the value of the SCR.TE bit from 1 to 0 or 0 to 1 while the SCR.TIE bit is 1 leads to the generation of an SCIn_TXI interrupt request.

Table 25.24 Example flow of SCI initialization in asynchronous mode with non-FIFO selected

No.	Step Name	Description
1	Start initialization	
2	Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0	
3	Set the FCR.FM bit to 0	Set the FCR.FM bit to 0.
4	Set the SCR.CKE[1:0] bits	Set the clock selection in SCR. When the clock output is selected in asynchronous mode, the clock is output immediately after SCR settings are made.
5	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits to 0.	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits to 0. Step 5 can be skipped if the values have not been changed from the initial values.
6	Set the data transmission/ reception format in SMR, SCMR, and SEMR	Set data transmission/reception format in SMR, SCMR, and SEMR.
7	Set a value in BRR	Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.
8	Set a value in MDDR	Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used.
9	Set the I/O port functions	Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.
10	Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits	Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn pins to be used.
11	Initialization completion	

Table 25.25 Example flow of SCI initialization in asynchronous mode with FIFO selected (1 of 2)

No.	Step Name	Description
1	Start initialization	
2	Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0	
3	Set the FCR.FM, TFRST, and RFRST bits to 1. Set the FCR.TTRG[3:0], RTRG[3:0], and RSTRG[3:0] bits.	Set the FCR.FM, TFRST, and RFRST bits to 1 (FIFO mode enabled, transmit/receive FIFOs empty). Set the FCR.TTRG[3:0], RTRG[3:0], and RSTRG[3:0] bits.
4	Set the SCR.CKE[1:0] bits	Set the clock selection in SCR. When the clock output is selected in asynchronous mode, the clock is output immediately after SCR settings are made.
5	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits to 0.	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits to 0. Step 5 can be skipped if the values have not been changed from the initial values.
6	Set the data transmission/ reception format in SMR, SCMR, and SEMR	Set data transmission/reception format in SMR, SCMR, and SEMR.
7	Set a value in BRR	Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.
8	Set a value in MDDR	Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used.



No.	Step Name	Description
9	Set the FCR.TFRST and RFRST bits to 0	Set the FCR.TFRST and RFRST bits to 0.
10	Set the I/O port functions	Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.
11	Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits	Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn to be used.
12	Initialization completion	

Table 25.25 Example flow of SCI initialization in asynchronous mode with FIFO selected (2 of 2)

25.3.8 Serial Data Transmission in Asynchronous Mode

(1) Non-FIFO selected

Figure 25.7, Figure 25.8, and Figure 25.9 show examples of serial transmission in asynchronous mode.

In serial transmission, the SCI operates as described in this section. When the SCR.TE bit is set to 1, the high level is output to TXDn for one frame.

1. The SCI transfers data from the TDR^{*1} register to the TSR register when data is written to TDR^{*1} in the SCIn_TXI interrupt handling routine.

The SCIn_TXI interrupt request at the beginning of transmission is generated when the SCR.TE and SCR.TIE bits are set to 1 simultaneously by a single instruction.

- 2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) or a low level on the CTSn_RTSn pin causes data transfer from the TDR^{*1} register to the TSR register. If the SCR.TIE bit is 1, an SCIn_TXI interrupt request is generated. Continuous transmission is possible by writing the next transmit data to the TDR^{*1} register in the SCIn_TXI interrupt handling routine before transmission of the current transmit data is complete. When SCIn_TEI interrupt requests are in use, set the SCR.TIE bit to 0 (SCIn_TXI interrupt requests are disabled) and the SCR.TEIE bit to 1 (an SCIn_TEI interrupt request is enabled) after the last of the data to be transmitted is written to the TDR^{*1} register from the handling routine for SCIn_TXI requests.
- 3. Data is sent from the TXDn pin in the following order:
 - Start bit
 - Transmit data
 - Parity bit or multi-processor bit (can be omitted depending on the format)
 - Stop bit
- 4. The SCI checks for update of the TDR register on output of the stop bit.
- 5. When the TDR register is updated, setting the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn_RTSn pin causes transfer of the next transmit data from the TDR^{*1} register to the TSR register and transmission of the stop bit, after which serial transmission of the next frame starts.
- 6. If the TDR register is not updated, the SSR.TEND flag is set to 1, the stop bit is sent, and the mark state is entered, in which 1 is output. If the SCR.TEIE bit is 1, the SSR.TEND flag is set to 1 and an SCIn_TEI interrupt request is generated.

Note 1. The TDRHL register when 9-bit data length is selected.

Figure 25.7, Figure 25.8, and Figure 25.9 show examples of serial transmission in asynchronous mode.









Figure 25.8 Example operation for serial transmission in asynchronous mode (2) with 8-bit data, parity bit, one stop bit, CTS function used, and at the beginning of transmission



RA2L1 User's Manual



ure 25.9 Example operation for serial transmission in asynchronous mode (3) with 8-bit data, parity bit, one stop bit, CTS function not used, and from the middle of transmission until transmission completion





Figure 25.10 Example flow of serial transmission in asynchronous mode with non-FIFO selected

(2) FIFO selected

Figure 25.11 shows an example of a data format that is written to FTDRH and FTDRL register in asynchronous mode.

Data corresponding to the data length is set to FTDRH and FTDRL. Write 0 for unused bits. Write in order from FTDRH to FTDRL.



Data Length	Reg Set	ister tina		Transmit data in FTDRH, FTDRL														
5																		
	SCMR. CHR1	SMR. CHR	b7	b6	b5	— гі b4	b3	b2	b1	b0	b7	b6	b5	— гі b4	b3	b2	b1	b0
7 bits	1	0	_	-	-	_	-	_	-	-	-			7-bit tra	nsmit dat	a		
8 bits	1	1	_	-	-	-	-	-	-	_		1		8-bit tra	nsmit dat	a		
9 bits	0	Don't care	_	_	_	_	-	_	-					9-bit tra	nsmit dat	a		

Note: —: Invalid. The write value should be 0.

Figure 25.11 Data format written to FTDRH and FTDRL with FIFO selected

In serial transmission, the SCI operates as described in this section. When the TE bit is set to 1, the high level is output to TXDn for one frame (preamble).

- The SCI transfers data from the FTDRL^{*1} register to the TSR register when data is written to FTDRL^{*1} in the SCIn_TXI interrupt handling routine. The amount of data that can be written to FTDRL is 16 minus FDR.T[4:0] bytes. The SCIn_TXI interrupt request at the beginning of transmission is generated when the SCR.TE and SCR.TIE bits are set to 1 simultaneously by a single instruction.
- 2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) or a low level on the CTSn_RTSn pin causes data transfer from the FTDRL^{*1} register to the TSR register. When the amount of transmit data written in FTDRL is equal to or less than the specified transmit triggering number, SSR_FIFO.TDFE is set to 1. If the SCR.TIE bit is 1, an SCIn_TXI interrupt request is generated. Continuous transmission is possible by writing the next transmit data to FTDRL^{*1} in the SCIn_TXI interrupt handling routine before transmission of the current transmit data is complete. When SCIn_TEI interrupt requests are in use, set the SCR.TIE bit to 0 (SCIn_TXI interrupt requests are disabled) and the SCR.TEIE bit to 1 (an SCIn_TEI interrupt request is enabled) after the last of the data to be transmitted is written to the FTDRL^{*1*2} register from the handling routine for SCIn_TXI requests.
- 3. Data is sent from the TXDn pin in the following order:
 - Start bit
 - Transmit data
 - Parity bit or multi-processor bit (can be omitted depending on the format)
 - Stop bit
- 4. On output of the stop bit, the SCI checks whether non-transmitted data remains in the FTDRL^{*3} register.
- 5. When data is set to FTDRL^{*3}, setting the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn_RTSn pin causes transfer of the next transmit data from FTDRL^{*1} to TSR and transmission of the stop bit, after which serial transmission of the next frame starts.
- 6. If data is not set in FTDRL^{*3}, the TEND flag in SSR_FIFO is set to 1, the stop bit is sent, and the mark state is entered in which 1 is output. If the SCR.TEIE bit is 1, the SSR_FIFO.TEND flag is set to 1 and an SCIn_TEI interrupt request is generated.
- Note 1. Write data not to FTDRL but to the FTDRH and FTDRL registers.
- Note 2. Write data in order from FTDRH to FTDRL when 9-bit data length is selected.
- Note 3. The SCI only checks for update to the FTDRL register and not the FTDRH register when 9-bit data length is selected.

Figure 25.12 shows an example flow of serial transmission in asynchronous mode with FIFO selected.





Figure 25.12 Example flow of serial transmission in asynchronous mode with FIFO selected

25.3.9 Serial Data Reception in Asynchronous Mode

(1) Non-FIFO selected

Figure 25.13 and Figure 25.14 show an example of the operation for serial data reception in asynchronous mode.

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the output signal on the CTSn_RTSn pin goes low.
- 2. The SCI monitors the communications line and when it detects a start bit, the SCI performs internal synchronization, stores receive data in RSR.
- 3. If the multi-processor communication function is enabled (SMR.MP = 1), see section 25.4.2. Multi-Processor Serial Data Reception. If the address match function (data compare match function) is enabled (DCCR.DCME = 1), the SCI



cannot detect a parity or framing error as receive data are skipped (discarded) until the SCI detects a match between the receive data and comparison data (CDR.CMPD^{*1}).

- 4. If the SCI detects an address match, the DCCR.DCME bit is automatically cleared, the DCCR.DCMF flag becomes 1, and an SCIn_AM interrupt^{*2} request is generated. To enable the generation of an SCIn_RXI interrupt request, set the SCR.RIE bit to 1. The compared receive data are not stored in the RDR register^{*3}. The SSR.RDRF flag remains 0.
- 5. If the SCI detects a framing error in the receive data for which an address match is detected, the DCCR.DFER flag is set to 1, and if the SCI detects a parity error in that frame, the DCCR.DPER flag becomes 1. To enable the generation of an SCIn_ERI interrupt request, set the SCR.RIE bit to 1.
- 6. If a framing or a parity error is detected (the DCCR.DFER flag or DCCR.DPER flag is 1) in the SCIn_AM interrupt handling routine, set the DCCR.DFER and DCCR.DPER flags to 0 and set the DCCR.DCME bit to 1 to enable the address match function again. If neither a framing nor a parity error has been detected (the DCCR.DFER and DCCR.DPER flags are both 0), set the DCCR.DCMF flag to 0. See Figure 25.5.
- 7. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1, an SCIn_ERI interrupt request is generated. Receive data is not transferred to the RDR^{*3} register.
- 8. If a parity error is detected, the SSR.PER flag is set to 1 and receive data is transferred to the RDR^{*3} register. If the SCR.RIE bit is 1, an SCIn_ERI interrupt request is generated.
- 9. If a framing error is detected, the SSR.FER flag is set to 1 and receive data is transferred to the RDR^{*3} register. If the SCR.RIE bit is 1, an SCIn_ERI interrupt request is generated.
- 10. When reception finishes successfully, receive data is transferred to the RDR^{*3} register. If the SCR.RIE bit is 1, an SCIn_RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register in the SCIn_RXI interrupt handling routine before reception of the next receive data is complete. Reading the received data that was transferred to the RDR register causes the CTSn_RTSn pin to output low.
- Note 1. This scope of comparison is selectable as one of three lengths: CMPD[6:0] is for 7-bit length, CMPD[7:0] is for 8-bit length, and CMPD[8:0] is for 9-bit length.
- Note 2. As no interrupt enable bit is assigned to the SCIn_AM interrupt, an interrupt request is generated by setting the DCCR.DCMF to 1.
- Note 3. Only read data in the RDRHL register when 9-bit data length is selected.



is not used, and with 8-bit data, parity bit, and 1 stop bit





Table 25.26 lists the states of the flags in the SSR register and receive data handling when a receive error is detected.

If a receive error is detected, an SCIn_ERI interrupt request is generated but an SCIn_RXI interrupt request is not generated. Data reception cannot be resumed while the receive error flag is 1. Accordingly, set the ORER, FER, and PER bits to 0 before resuming reception. In addition, be sure to read the RDR or RDRHL register during overrun error processing. When a reception is forced to terminate by setting the SCR.RE bit to 0 during operation, read the RDR or RDRHL register because received data that is not yet read might be left in the RDR or RDRHL.

Figure 25.15 and Figure 25.16 show example flows of serial data reception.

Table 25.26	Flags in SSR Status Register and receive data handling
-------------	--

Flags in the S	SR Status Regis	ster		
ORER	FER	PER	Receive data	Receive error type
1	0	0	Lost	Overrun error
0	1	0	Transferred to RDR ^{*1}	Framing error
0	0	1	Transferred to RDR ^{*1}	Parity error
1	1	0	Lost	Overrun error + framing error
1	0	1	Lost	Overrun error + parity error
0	1	1	Transferred to RDR ^{*1}	Framing error + parity error
1	1	1	Lost	Overrun error + framing error + parity error

Note 1. Only read data in the RDRHL register when 9-bit data length is selected.



RA2L1 User's Manual



Matching Disabled (1)





R01UH0853EJ0130 Rev.1.30 Nov 30, 2022



RA2L1 User's Manual









Figure 25.18 Example Flowchart of Serial Reception in Asynchronous Mode (FIFO not Selected and Address Matching Enabled) (2)





Figure 25.19 Example Flowchart of Serial Reception in Asynchronous Mode (FIFO not Selected and Address Matching Enabled) (3)

(2) FIFO selected

Figure 25.20 shows an example of a data format that is written to FRDRH register and FRDRL register in asynchronous mode.

In asynchronous mode, 0 is written to the MPB bit in the FRDRH register. Data that corresponds to the data length is written to FRDRH and FRDRL. Unused bits are written as 0. Read in order from FRDRH to FRDRL. If software reads FRDRL, the



SCI updates FER, PER, and receive data (RDAT[8:0]) in the FRDRL register with the next data. The flags RDF, ORER, and DR in the FRDRH register always reflect the associated flags in the SSR_FIFO register.

Length	Set	ting		FRDRHL														
						— FR	DRH-											
	SCMR. CHR1	SMR. CHR	b15	b14	b13	b12	b11	b10	b9	۲ b8	/ b7	b6	b5	b4	b3	b2	b1	b0
7 bits	1	0	-	RDF	ORER	FER	PER	DR	0	0	0			7-bit rec	eive data	a		
8 bits	1	1	RDF ORER FER PER DR 0 0 8-bit receive dat					eive data	a									
9 bits	0	Don't care	_	RDF	ORER	FER	PER	DR	0					9-bit rec	eive data	a 1	1	

When data length is 7 bits, 0 is always read for FRDRH[0] and FRDRL[7] When data length is 8 bits, 0 is always read for FRDRH[0] FRDRH[7] bit is read as an indefinite value

Figure 25.20 Data format stored in FRDRH and FRDRL with FIFO selected

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the output signal on the CTSn_RTSn pin goes low.
- 2. The SCI monitors the communications line and, when it detects a start bit, the SCI performs internal synchronization, stores receive data in the RSR register.
- 3. If the multi-processor communications function is enabled (SMR.MP = 1), see section 25.4.2. Multi-Processor Serial Data Reception. If the address match function (data compare match function) is enabled (DCCR.DCME = 1), the SCI cannot detect a parity or framing error as receive data are skipped (discarded) until the SCI detects a match between the receive data and the data for comparison (CDR.CMPD^{*1}).
- 4. If the SCI detects an address match, the DCCR.DCME bit is automatically cleared, the DCCR.DCMF flag becomes 1, and an SCIn_AM interrupt^{*2} request is generated. To enable the generation of an SCIn_RXI interrupt request, set the SCR.RIE bit to 1. The compared receive data are not stored in the RDR register^{*3}. The SSR.RDRF flag remains 0.
- 5. If the SCI detects a framing error in the receive data for which an address match was detected, the DCCR.DFER flag is set to 1, and if the SCI detects a parity error in that frame, the DCCR.DPER flag becomes 1. To enable the generation of an SCIn_ERI interrupt request, set the SCR.RIE bit to 1.
- 6. If a framing or a parity error is detected (the DCCR.DFER flag or DCCR.DPER flag is 1) in the SCIn_AM interrupt handling routine, set the DCCR.DFER and DCCR.DPER flags to 0 and set the DCCR.DCME bit to 1 to enable the address match function again. If neither a framing nor a parity error has been detected (the DCCR.DFER and DCCR.DPER flags are 0), set the DCCR.DCMF flag to 0. See Figure 25.5.
- 7. If an overrun error occurs during normal communications, the SSR_FIFO.ORER flag is set to 1. If the SCR.RIE bit in SCR is 1, an SCIn ERI interrupt request is generated. Receive data is not transferred to the FRDRL^{*3} register.
- 8. If a parity error is detected, the PER flag and receive data are transferred to the FRDRL^{*3} register. If the SCR.RIE bit is set to 1, an SCIn_ERI interrupt request is generated.
- 9. If a framing error is detected, the FER flag and receive data are transferred to the FRDRL^{*3} register. If the SCR.RIE bit is set to 1, an SCIn_ERI interrupt request is generated.
- 10. After a framing error is detected and when SCI detects that the continuous receive data is zero for one frame, reception stops.
- 11. When the amount of data stored in the FRDRL register falls below the specified receive triggering number, and the next data is not received after 15 etus from the last stop bit in asynchronous mode, the SSR_FIFO.DR flag is set to 1. When the SCR.RIE bit is 1 and the FCR.DRES bit is 0, the SCI generates an SCIn_RXI interrupt request. When the FCR.DRES bit is 1, SCI generates an SCIn_ERI interrupt request.



- 12. When reception finishes successfully, receive data is transferred to the FRDRL^{*3} register. The RDF bit is set to 1 when the amount of receive data written to FRDRHL is equal to or greater than the specified receive triggering number. If the SCR.RIE bit in SCR is 1, an SCIn_RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the FRDRL^{*4} register in the SCIn_RXI interrupt handling routine, before an overrun error occurs. If the received data that is transferred to FRDRL^{*5} is less than the RTS trigger number, the CTSn_RTSn pin outputs low.
- Note 1. One of three lengths is selected for the target for comparison: CMPD[6:0] is for 7-bit length, CMPD[7:0] is for 8-bit length, and CMPD[8:0] is for 9-bit length.
- Note 2. As no interrupt enable bit is assigned to the SCIn_AM interrupt, an interrupt request is generated by setting the DCCR.DCMF to 1.
- Note 3. Only read data in the FRDRH and FRDRL registers when 9-bit data length is selected.
- Note 4. Read data in order from FRDRH to FRDRL when 9-bit data length is selected.
- Note 5. The SCI only checks for update to the FRDRL register and not to the FRDRH register when 9-bit data length is selected.







Figure 25.22 Example flow of serial reception in asynchronous mode with FIFO selected Address Match Disabled (2)



RA2L1 User's Manual



Matching Enabled) (1)




Figure 25.24 Example Flowchart of Serial Reception in Asynchronous Mode (FIFO Selected and Address Matching Enabled) (2)



RA2L1 User's Manual



25.4 Multi-Processor Communication Function

The multi-processor communication function enables the SCI to transmit and receive data between multiple processors by sharing an asynchronous serial communication line that has an added multi-processor bit. In multi-processor communication, a unique ID code is allocated to each receiving station. Serial communication cycles consist of an ID



transmission cycle to specify the receiving station and a data transmission cycle to transmit data to the specified receiving station.

The multi-processor bit is used to distinguish between the ID transmission cycle and the data transmission cycle:

- When the multi-processor bit is set to 1, the transmission cycle is the ID transmission cycle
- When the multi-processor bit is set to 0, the transmission cycle is the data transmission cycle

Figure 25.26 shows an example of communication between processors using a multi-processor format. First, a transmitting station transmits communication data in which the multi-processor bit set to 1 is added to the ID code of the receiving station. Next, the transmitting station transmits communication data in which the multi-processor bit set to 0 is added to the transmit data. After receiving communication data with the multi-processor bit set to 1, the receiving station compares the received ID with the ID of the receiving station itself. If the two match, the receiving station receives communication data that is subsequently transmitted. If the received ID does not match with the ID of the receiving station, the receiving station skips the communication data until it receives data in which the multi-processor bit set to 1.

(1) Non-FIFO selected

To support this function, the SCI provides the SCR.MPIE bit. When the MPIE bit is set to 1, the following operations are disabled until the reception of data in which the multi-processor bit is set to 1:

- Transfer of receive data from the RSR register to the RDR register (the RDRHL register when 9-bit data length is selected)
- Detection of a receive error
- Setting of the respective RDRF, ORER, and FER status flags in the SSR register

When the SCI receives a character in which the multi-processor bit is set to 1, the SSR.MPBT bit is set to 1 and the SCR.MPIE bit is automatically cleared, returning the SCI to normal reception operation. If the SCR.RIE bit is set to 1, an SCIn_RXI interrupt is generated.

When the multi-processor format is specified, the parity bit function is disabled. Apart from this, there is no difference from operation in normal asynchronous mode. The clock used for the multi-processor communication is the same as the clock used in normal asynchronous mode.



receiving station A



(2) FIFO selected

For data transmission, software must write data to FTDRHL.MPBT that corresponds to transmit data in FTDRHL.TDAT. For data reception, the multi-processor bit that is part of the receive data is written to FTDRHL.MPB and receive data is written to FRDRL.

When the MPIE bit is set to 1, the following operations are disabled until reception of data in which the multi-processor bit is set to 1:

- Transfer of receive data from the RSR register to the FRDRHL register
- Detection of a receive error
- Break
- Setting of the respective RDF, ORER, and FER status flags in the SSR_FIFO register

When the SCI receives an 8-bit character in which the multi-processor bit is set to 1, the FTDRHL.MPB bit is set to 1 and receive data is written to FRDRHL.RDAT. The SCR.MPIE bit is automatically cleared, returning the SCI to normal reception operation. If the SCR.RIE bit is set to 1, an SCIn_RXI interrupt is generated.

When the multi-processor format is specified, the parity bit function is disabled. Apart from this, there is no difference from operation in normal asynchronous mode with FIFO selected.

25.4.1 Multi-Processor Serial Data Transmission

(1) Non-FIFO selected

Figure 25.27 shows an example flow of multi-processor data transmission. In the ID transmission cycle, the ID must be transmitted with the SSR.MPBT bit set to 1. In the data transmission cycle, the data must be transmitted with the MPBT bit set to 0. The rest of the operations are the same as operations in asynchronous mode. Write the values in the order of the FTDRH register then the FTDRL register.







(2) FIFO selected

Figure 25.28 shows an example of data format that is written to FTDRH and FTDRL in multi-processor mode. The FTDRH.MPBT bit is set to 1. Data is set to FTDRH and FTDRL with the correct data length. Write 0 for unused bits. Write in order from FTDRH to FTDRL.



Data Length	ata Register							Tran	smit da	ata in F	TDRH	I, FTD	RL					
Longin			FTDRHL															
						— FT	DRH-							— FT	DRL—			
	SCMR. CHR1	SMR. CHR	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
7 bits	1	0	_	_	_	_	_	_	MPBT	—	_			7-bit trar	ismit data	1		
8 bits	1	1	_	_	_	_	_	_	MPBT	_				8-bit trar	ismit data	1		
9 bits	0	Don't care	_	_	_	_	_	_	MPBT					9-bit trar	smit data			

Note: —: Invalid. The write value should be 0.

Figure 25.28 Data format written to FTDRH and FTDRL in multi-processor mode with FIFO selected

Figure 25.29 shows an example flow of multi-processor serial transmission with FIFO selected. In the ID transmission cycle, the ID must be transmitted with the FTDRH.MPBT bit set to 1. In the data transmission cycle, the data must be transmitted with the MPBT bit set to 0. The rest of the operations are the same as operations in asynchronous mode with FIFO selected.







25.4.2 Multi-Processor Serial Data Reception

(1) Non-FIFO selected

Figure 25.31 and Figure 25.32 are example flows of multi-processor serial reception. When the SCR.MPIE bit is set to 1, reading communication data is skipped until reception of communication data in which the multi-processor bit is set to 1. When communication data in which the multi-processor bit is set to 1 is received, the received data is transferred to the RDR register (the RDRHL register when 9-bit data length is selected), and the SCIn_RXI interrupt request is generated. The rest of the operations are the same as operations in asynchronous mode. Read the order from FRDRH to FRDRL.

Figure 25.30 shows an example operation for data reception.









- [1] SCI initialization: Set data reception.
- [2] ID reception cycle: Set SCR.MPIE bit to 1 and wait for ID reception.
- [3] SCI status confirmation and reception and comparison of ID: Read data in RDR^{*1} at the first SCIn_RXI interrupt and compare it with the ID of the receiving statlon itself. If the ID does not match the ID of the receiving station itself, set the MPIE bit to 1 again, and wait for another SCIn_RXI interrupt
- [4] Data reception at an SCIn_RXI interrupt: Read data in RDR^{*1} once in the SCIn_RXI interrupt routine.
- [5] Receive error processing and break detection: If a receive error occurs, an error is identified by reading ORER and FER flags in SSR. After performing the appropriate error processing, be sure to set ORER and FER flags to 0. Reception cannot be resumed if any of these flags

is set to 1. In the case of a framing error, a break can be detected by reading SPTR.RXDMON flag.

Note 1. The RDR register becomes the RDRHL register when 9-bit data length is selected.

Figure 25.31 Example flow of multi-processor serial reception with non-FIFO selected (1)





Figure 25.32 Example flow of multi-processor serial reception with non-FIFO selected (2)

(2) FIFO selected

Figure 25.33 shows an example of a data format that is written to FRDRH and FRDRL in multi-processor mode.

In multi-processor mode, the MPB value that is a part of the receive data is written to the FRDRH.MPB bit. A value of 0 is written to the FRDRH.PER flag. Data is written to FRDRH and FRDRL with the correct data length. Unused bits are written with 0. Read in order from FRDRH to FRDRL. When software reads the FRDRL register, the SCI updates FER, MPB, and receive data (RDAT[8:0]) in FRDRL with the next data. The RDF, ORER and DR flags in the FRDRH register always reflect the associated flags in the SSR_FIFO register.



Data Length	Reg Set	ister tina						Rec	eive d	ata in I	FRDRI	H, FRD	RL					
_0g			_							— FRD	RHL-							
						— FR	DRH-				-			— FR	DRL-			
	SCMR. CHR1	SMR. CHR	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
7 bits	1	0	_	RDF	ORER	FER	0	DR	MPB	0	0		1	7-bit rec	eive data	a		
8 bits	1	1	_	RDF	ORER	FER	0	DR	MPB	0				8-bit rec	eive data	a		
9 bits	0	Don't care	_	RDF	ORER	FER	0	DR	MPB					9-bit rec	eive data	a		
Whe	n data le	enath is	7 hits	0 is a	alwavs	read	for FR		01 and	FRDF	RI [7]							

Figure 25.33 Data format stored in FRDRH and FRDRL in multi-processor mode with FIFO selected

Figure 25.34 shows an example flow of multi-processor data reception with FIFO selected. When the SCR.MPIE is set to 1, reading communication data is skipped until reception of communication data in which the multi-processor bit is set to 1. When communication data in which the multi-processor bit is set to 1 is received, the received data, MPB and associated errors are transferred to the FRDRHL register. The SCR.MPIE bit is automatically cleared and normal reception continues.

If a framing error occurs and the SSR_FIFO.FER flag is set to 1, the SCI continues data reception. The rest of the operations are the same as operations in asynchronous mode with FIFO selected.





Figure 25.34 Example flow of serial reception in multi-processor mode with FIFO selected

25.5 Operation in Clock Synchronous Mode

Figure 25.35 shows the data format for clock synchronous serial data communications.

In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. For single-character data transfer, data consists of 8-bit. In clock synchronous mode, no parity bit can be added.

In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next falling edge. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is



output, the transmission line holds the last bit as output state. When the SPMR.CKPH bit is 1 in slave mode, the transmission line holds the first bit output state.

Within the SCI, the transmitter and receiver are independent units, enabling full-duplex communications by using a shared clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.

However, it is not possible to perform continuous transfer in the fastest bit rate setting (BRR[7:0] = 0x00 and SMR.CKS[1:0] = 00b). Therefore, when the FIFO is selected, this setting (BRR[7:0] = 0x00 and SMR.CKS[1:0] = 00b) is not available.



Figure 25.35 Data format in clock synchronous serial communications with LSB-first order

25.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCKn pin can be selected based on the SCR.CKE[1:0] setting.

When the SCI operates on an internal clock, the synchronization clock is output from the SCKn pin. Eight synchronization clock pulses are output in the transfer of one character. When no transfer is performed, the clock is held high. However, when only data reception is performed while the CTS function is disabled, the synchronization clock output starts when the SCR.RE bit set to 1. The synchronization clock stops when it goes high^{*1} and an overrun error occurs or the SCR.RE bit is set to 0.

When only data reception is performed and the CTS function is enabled, the clock output does not start when the SCR.RE bit set to 1 and the CTSn_RTSn pin input is high. The synchronization clock output starts when the SCR.RE bit is set to 1 and the CTSn_RTSn pin input is low. Following that, when the CTSn_RTSn pin input is high on completion of the frame reception, the synchronization clock output stops when it goes high. If the CTSn_RTSn pin input continues to be low, the synchronization clock stops when it goes high.^{*1} and an overrun error occurs or the SCR.RE bit is set to 0.

Note 1. The signal is held high while (SPMR.CKPH = 0 and SPMR.CKPOL = 1) or (SPMR.CKPH = 1 and SPMR.CKPOL = 1). It is held low while (SPMR.CKPH = 0 and SPMR.CKPOL = 1) or (SPMR.CKPH = 1 and SPMR.CKPOL = 0).

25.5.2 CTS and RTS Functions

In the CTS function, the CTSn_RTSn pin input controls the start of data reception or transmission when the clock source is the internal clock. Setting the SPMR.CTSE bit to 1 enables the CTS function. When the CTS function is enabled, setting the CTSn_RTSn pin low causes data reception or transmission to start.

Setting the CTSn_RTSn pin high while the data transmission or reception is in progress does not affect transmission or reception of the current frame.

In the RTS function, the CTSn_RTSn pin output is used to request the start of data reception or transmission when the clock source is an external synchronizing clock. The CTSn_RTSn output goes low when serial communication is enabled. Conditions for output of the CTSn_RTSn low and high are shown as follows:

[Conditions for low output]

Satisfaction of all the following conditions:



Non-FIFO selected when all of the following conditions are satisfied

- The value of the SCR.RE bit or the SCR.TE bit is 1
- Neither transmission nor reception is in progress
- There is no received data available to be read when the SCR.RE bit is 1
- Transmit data is written when the SCR.TE bit is 1 and SCR.CKE[1] bit is 0
- Data is available for transmission in the TSR register when SCR.TE bit is 1 and SCR.CKE[1] bit is 1
- The SSR.ORER flag is 0

FIFO selected when all of the following conditions are satisfied

- The value of the SCR.RE bit or the SCR.TE bit is 1
- Neither transmission nor reception is in progress
- The amount of receive data written in FRDRHL is less than the setting value of FCRH.RSTRG[3:0] when SCR.RE = 1
- Data that has not been transmitted is available in FTDRHL when SCR.TE bit is 1 and SCR.CKE[1] bit is 0
- Data is available for transmission in the TSR register when SCR.TE bit is 1 and SCR.CKE[1] bit is 1
- The SSR_FIFO.ORER flag is 0

[Condition for high output]

• The conditions for low output are not satisfied

25.5.3 SCI Initialization in Clock Synchronous Mode

Before transmitting and receiving data, start by writing the initial value 0x00 to the SCR register, then continue through the SCI initialization procedure given in the sections describing non-FIFO and FIFO selection in section 25.5.2. CTS and RTS Functions. Anytime the operating mode or transfer format is to be changed, the SCR register must be initialized before the change can be made.

- Note: Setting the SCR.RE bit to 0 initializes neither the ORER, FER, and PER flags in SSR/SSR_FIFO nor the RDR register. When the TE bit is set to 0, the TEND flag for the selected FIFO buffer is not initialized.
- Note: In non-FIFO mode, switching the value of the SCR.TE bit from 1 to 0 or 0 to 1 when the SCR.TIE bit is 1 generates an SCIn_TXI interrupt request.

No.	Step Name	Description
1	Start initialization	
2	Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0	
3	Set the FCR.FM bit to 0	Set the FCR.FM bit to 0.
4	Set the SCR.CKE[1:0] bits	Set the clock selection in SCR.
5	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits.	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits. Step 5 can be skipped if the values have not been changed from the initial values.
6	Set the data transmission/ reception format in SMR, SCMR, and SEMR	Set data transmission/reception format in SMR, SCMR, and SEMR.
7	Set a value in BRR	Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.
8	Set a value in MDDR	Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used.
9	Set the I/O port functions	Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.

Table 25.27 Example flow of SCI initialization in clock synchronous mode with non-FIFO selected (1 of 2)



No.	Step Name	Description
10	Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits	Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn pins to be used.
11	Initialization completion	

Table 25.27 Example flow of SCI initialization in clock synchronous mode with non-FIFO selected (2 of 2)

Note: In simultaneous transmit and receive operations, the TE and RE bits in SCR must both be set to 0 or set to 1 simultaneously

Table 25.28 Example flow of SCI initialization in clock synchronous mode with FIFO select	:ted
---	------

No.	Step Name	Description
1	Start initialization	
2	Set the SCR.TIE, RIE, TE, RE, and TEIE bits to 0	
3	Set the FCR.FM, TFRST, and RFRST bits to 1. Set the FCR.TTRG[3:0], RTRG[3:0], and RSTRG[3:0] bits.	Set the FCR.FM, TFRST, and RFRST bits to 1 (FIFO mode enabled, transmit/receive FIFOs empty). Set the FCR.TTRG[3:0], RTRG[3:0], and RSTRG[3:0] bits.
4	Set the SCR.CKE[1:0] bits	Set the clock selection in SCR.
5	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits.	Set the SIMR1.IICM bit to 0. Set the SPMR.CKPH and CKPOL bits. Step 5 can be skipped if the values have not been changed from the initial values.
6	Set the data transmission/ reception format in SMR, SCMR, and SEMR	Set data transmission/reception format in SMR, SCMR, and SEMR.
7	Set a value in BRR	Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.
8	Set a value in MDDR	Write the value obtained by correcting a bit rate error in MDDR. This step is not necessary if the BRME bit in SEMR is set to 0 or an external clock is used.
9	Set the FCR.TFRST and RFRST bits to 0	Set the FCR.TFRST and RFRST bits to 0.
10	Set the I/O port functions	Make I/O port settings to enable input and output functions as required for TXDn, RXDn, and SCKn pins.
11	Set the SCR.TE or RE bit to 1, and set the SCR.TIE and RIE bits	Set the SCR.TE or RE bit to 1. Also set the SCR.TIE and RIE bits. Setting the TE and RE bits allows TXDn and RXDn pins to be used.
12	Initialization completion	

Note: In simultaneous transmit and receive operations, the TE and RE bits in SCR must both be set to 0 or set to 1 simultaneously.

25.5.4 Serial Data Transmission in Clock Synchronous Mode

(1) Non-FIFO selected

Figure 25.36, Figure 25.37, and Figure 25.38 show examples of serial transmission in clock synchronous mode.

In serial data transmission, the SCI operates as follows:

- 1. The SCI transfers data from the TDR register to the TSR register when data is written to TDR in the SCIn_TXI interrupt handling routine. The SCIn_TXI interrupt request at the beginning of transmission is generated when the TE bit is set to 1 but only after the TIE bit in the SCR is also set to 1 or when these two bits are set to 1 simultaneously by a single instruction.
- 2. After transferring data from TDR to TSR, the SCI starts transmission. When the SCR.TIE bit is set to 1, an SCIn_TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to TDR in the SCIn_TXI interrupt handling routine before transmission of the current transmit data finishes. When SCIn_TEI interrupt requests are in use, set the SCR.TIE bit to 0 and the SCR.TEIE bit to 1 after the last of the data to be transmitted is written to the TDR register from the handling routine for SCIn_TXI requests.



Note:

- 3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when the clock output mode is specified and in synchronization with the input clock when the use of an external clock is specified. Output of the clock signal is suspended until the input CTS signal is low when the SPMR.CTSE bit is 1.
- 4. The SCI checks for update to the TDR register on output of the last bit.
- 5. When the TDR register is updated, the next transmit data is transferred from TDR to TSR, and serial transmission of the next frame starts.
- 6. If TDR is not updated, the SSR.TEND flag is set to 1. The TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1, an SCIn TEI interrupt request is generated and the SCKn pin is held high.

Figure 25.36, Figure 25.37, and Figure 25.38 show examples of serial data transmission.

Setting the SCR.RE bit to 0 does not clear the receive error flags.

Transmission does not start while a receive error flag (ORER, FER, or PER in SSR) is set to 1. Always set the receive error flags to 0 before starting transmission.



Serial data Bit 7 Bit 0 Bit 1 Bit 7 Bit 0 Bit 0 Bit 1 SCR.TE bit SCIn_TXI interrupt flag (IELSRn.IR^{*1}) SSR.TEND flag SCIn_TXI interrupt SCIn_TXI SCIn_TXI interrupt SCIn TXI request generated interrupt request generated interrupt request request generated generated Data written to TDR in Data written to TDR in SCIn TXI interrupt handling SCIn_TXI interrupt Data written to TDR in routine handling routine SCIn TXI interrupt handling routine 1 frame Note 1. See section 12, Interrupt Controller Unit (ICU) for information on the corresponding interrupt event number.

















Figure 25.39 Example flow of serial transmission in clock synchronous mode with non-FIFO selected

(2) FIFO selected

Figure 25.40 shows an example of serial transmission in clock synchronous mode with FIFO selected.

In serial data transmission, the SCI operates as follows:

- The SCI transfers data from the FTDRL^{*1} register to the TSR register when data is written to FTDRL^{*1} in the SCIn_TXI interrupt handling routine. The amount of data that can be written to FTDRL is 16 minus FDR.T[4:0] bytes. The SCIn_TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 but only after the SCR.TIE bit is also set to 1 or when these two bits are set to 1 simultaneously by a single instruction.
- 2. After transferring data from FTDRL to TSR, the SCI starts transmission. When the amount of transmit data written in FTDRL is equal to or less than the specified transmit triggering number, the SSR_FIFO.TDFE is set to 1. When the SCR.TIE bit is set to 1, an SCIn_TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to FTDRL in the SCIn_TXI interrupt handling routine before transmission of the current transmit data has finished. When SCIn_TEI interrupt requests are in use, set the SCR.TIE bit to 0 and the SCR.TEIE bit to 1 after the last of the data to be transmitted is written to the FTDRL from the handling routine for SCIn_TXI requests.
- 3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when the clock output mode is specified and in synchronization with the input clock when the use of an external clock is specified. Output of the clock signal is suspended until the input CTS signal is low when the SPMR.CTSE bit is 1.
- 4. The SCI checks whether non-transmitted data remains in FTDRL on output of the stop bit.



- 5. When FTDRL is updated, the next transmit data is transferred from FTDRL to TSR and serial transmission of the next frame starts.
- 6. If FTDRL is not updated, the SSR_FIFO.TEND flag is set to 1. The TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1, an SCIn_TEI interrupt request is generated and the SCKn pin is held high.





Figure 25.40 Example flow of serial transmission in clock synchronous mode with FIFO selected

25.5.5 Serial Data Reception in Clock Synchronous Mode

(1) Non-FIFO selected

Figure 25.41 and Figure 25.42 show examples of SCI operation for serial reception in clock synchronous mode.

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the CTSn_RTSn pin goes low.
- 2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.
- 3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1, an SCIn_ERI interrupt request is generated. Receive data is not transferred to the RDR register.



4. When reception completes successfully, receive data is transferred to the RDR register. If the SCR.RIE bit is 1, an SCIn_RXI interrupt request is generated. Continuous reception is enabled by reading the received data transferred to the RDR register in the SCIn_RXI interrupt handling routine before reception of the next receive data completes. Reading the received data that is transferred to RDR causes the CTSn_RTSn pin to output low.



Figure 25.41 Example operation for serial reception in clock synchronous mode (1) when the RTS function is not used



Data transfer cannot resume while the receive error flag is 1. Therefore, clear the ORER, FER, and PER flags in the SSR register to 0 before resuming data reception. Additionally, always read the RDR register during overrun error processing. When a data reception is forced to terminate by a 0 write to the SCR.RE bit during operation, read the RDR register because received data that is not yet read might be left in the RDR register.









(2) FIFO selected

Figure 25.44 shows an example of serial reception in clock synchronous mode with FIFO selected.

In serial data reception, the SCI operates as follows:

- 1. When the value of the SCR.RE bit becomes 1, the CTSn_RTSn pin goes low.
- 2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.



- 3. If an overrun error occurs, the SSR_FIFO.ORER flag is set to 1. If the SCR.RIE bit is 1, an SCIn_ERI interrupt request is generated. Received data is not transferred to the FRDRL^{*1} register.
- 4. When data reception completes successfully, the receive data is transferred to the FRDRL^{*1} register. The RDF flag is set to 1 when the amount of the receive data stored in FRDRL is equal to or greater than the specified receive triggering number. If the SCR.RIE bit is 1, an SCIn_RXI interrupt request is generated. Continuous data reception is enabled by reading the receive data transferred to FRDRL^{*2} in the SCIn_RXI interrupt handling routine before an overrun error occurs. If the amount of received data that is transferred to FRDRL is less than the specified receive triggering number, the CTSn_RTSn pin goes low.

Note 1. In clock synchronous mode, FRDRH is not used.

Note 2. Read data in order from FRDRH to FRDRL when RDF and ORER are read with receive data.





Figure 25.44 Example flow of serial reception in clock synchronous mode with FIFO selected



25.5.6 Simultaneous Serial Data Transmission and Reception in Clock Synchronous Mode

(1) Non-FIFO selected

Figure 25.45 shows an example flow of simultaneous serial transmit and receive operations in clock synchronous mode. After initializing the SCI, use the following procedure for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode:

- 1. Check that the SCI completes the data transmission by verifying that the SSR.TEND flag is set to 1.
- 2. Initialize the SCR register, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode:

- 1. Check that the SCI completes the data reception.
- 2. Set the RIE and RE bits to 0, and then check that the receive error flag ORER in the SSR register is 0.
- 3. Set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.





Figure 25.45 Example flow of simultaneous serial transmission and reception in clock synchronous mode with non-FIFO selected

(2) FIFO selected

Figure 25.46 shows an example flow of simultaneous serial transmit and receive operations in clock synchronous mode with FIFO selected.

After initializing the SCI, use the following procedure for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode:

- 1. Check that the SCI completes the transmission by verifying that the SSR_FIFO.TEND flag is set to 1.
- 2. Initialize the SCR register, then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode:

1. Check that the SCI completes the reception.



- 2. Set the RIE and RE bits to 0.
- 3. Check that the receive error flags ORER in the SSR_FIFO register are 0, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.



25.6 Operation in Smart Card Interface Mode

The SCI supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards), as an extended function of the SCI.



Smart card interface mode can be selected using the appropriate register.

25.6.1 Example Connection

Figure 25.47 shows an example connection between a smart card (IC card) and the MCU. As shown in Figure 25.47, because the MCU communicates with an IC card using a single transmission line, interconnect the TXDn and RXDn pins and pull up the data transmission line to VCC using a resistor.

Setting the SCR_SMCI.TE and SCR_SMCI.RE bits to 1 with an IC card disconnected enables closed-loop transmission or reception, allowing self-diagnosis. To supply an IC card with the clock pulses generated by the SCI, input the SCKn pin output to the CLK pin of an IC card.

An output port of the MCU can be used to output a reset signal.



Figure 25.47 Example connection with a smart card (IC card)

25.6.2 Data Format (Except in Block Transfer Mode)

Figure 25.48 shows the data transfer formats in smart card interface mode:

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etus (elementary time unit the time required for transferring 1 bit) is set as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etus elapse from the start bit.
- If an error signal is sampled during transmission, the same data is automatically retransmitted after at least 2 etus.





Figure 25.48 Data formats in smart card interface mode

For communications with IC cards of the direct convention type and inverse convention type, follow the procedures in this section.

(1) Direct Convention Type

For the direct convention type, logic levels 1 and 0 indicate the Z and A states, respectively, and data is transferred with LSB-first for the start character, as shown in Figure 25.49. Therefore, data in the start character in the figure is 0x3B.

When using the direct convention type, write 0 to both the SCMR.SDIR and SCMR.SINV bits. Write 0 to the SMR_SMCI.PM bit to use even parity, which is prescribed by the smart card standard.



Figure 25.49 Direct convention with SDIR in SCMR = 0, SINV in SCMR = 0, and PM in SMR_SMCI = 0

(2) Inverse Convention Type

For the inverse convention type, logic levels 1 and 0 indicate the A and Z states, respectively, and data is transferred with MSB-first for the start character, as shown in Figure 25.50. Therefore, data in the start character in the figure is 0x3F.

When using the inverse convention type, write 1 to both the SCMR.SDIR and SCMR.SINV bits. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to the Z state. Because the SINV bit of the MCU only inverts data bits D7 to D0, write 1 to the PM bit in SMR_SMCI to invert the parity bit for both transmission and reception.





Figure 25.50 Inverse convention with SDIR in SCMR = 1, SINV in SCMR = 1, and PM in SMR_SMCI = 1

25.6.3 Block Transfer Mode

Block transfer mode differs from normal smart card interface mode as follows:

- Even if a parity error is detected during reception, no error signal is output. Because the PER flag in SSR_SMCI is set by error detection, clear the PER flag before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is set as a guard time from the end of the parity bit until the start of the next frame
- Because the same data is not retransmitted, the TEND flag in SSR SMCI is set to 11.5 etus after transmission starts
- In block transfer mode, the ERS flag in SSR_SMCI indicates the error signal status as in normal smart card interface mode, but the flag is read as 0 because no error signal is transferred

25.6.4 Receive Data Sampling Timing and Reception Margin

Only the internal clock generated by the on-chip baud rate generator can be used as a transfer clock in smart card interface mode.

In this mode, the SCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate set up in the SCMR.BCP2 and the SMR_SMCI.BCP[1:0] bits. The frequency is always 16 times the bit rate in normal asynchronous mode.

For data reception, the falling edge of the start bit is sampled with the base clock to perform internal synchronization.

Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 25.51. The reception margin is determined by the following formula:

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 \ [\%]$$

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)

D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the specified formula, the reception margin is determined using the following formula:

 $M = \{0.5 - 1/(2 \times 372)\} \times 100 \ [\%] = 49.866 \ \%$





Figure 25.51 Receive data sampling timing in smart card interface mode when the clock frequency is 372 times the bit rate

25.6.5 SCI Initialization (Smart Card Interface Mode)

Before transmitting and receiving data, write the initial value 0x00 in the SCR_SMCI register and initialize the SCI following the example flow shown in Table 25.29.

Always set the initial value in the TIE, RIE, TE, RE, TEIE bits in the SCR_SMCI register before switching from transmission to reception mode or from reception to transmission mode. When SCR_SMCI.RE is set to 0, the RDR register is not initialized.

To change from reception mode to transmission mode, first check that reception has completed, then initialize the SCI. At the end of initialization, set SCR_SMCI.TE = 1 and SCR_SMCI.RE = 0. Reception completion can be verified by reading the SCIn_RXI request, ORER, or PER flag in SSR_SMCI.

To change transmission mode to reception mode, first check that transmission has completed, then initialize the SCI. At the end of initialization, set SCR_SMCI.TE = 0 and SCR_SMCI.RE = 1. Transmission completion can be verified by reading the TEND flag in SSR_SMCI.

Table 25.29	Example flow of SCI initialization in smart card interface mode (1 of 2)
-------------	--

No.	Step Name	Description
1	Start initialization	
2	Set SCR_SMCI.TIE, RIE, TE, RE, TEIE, and CKE[1:0] to 0	
3	Set I/O port functions	Set the I/O ports so that the necessary pin functions can be enabled among the TXDn, RXDn, and SCKn pins.
4	Set SSR_SMCI.ORER, ERS, PER to 0	Set the SSR_SMCI.ORER, ERS, and PER flags in to 0. After reading the SSR_SMCI register, write 0 to the target flags.
5	Set the SIMR1.IICM bit to 0 Set the SPMR.CKPH and CKPOL bits to 0	Set the SIMR1.IICM bit to 0, and set the SPMR.CKPH and CKPOL bits to 0. Skip this step when the initial values are not changed.
6	Set SMR_SMCI.GM, BLK, PM, BCP[1:0], CKS[1:0], and set SMR_SMCI.PE to 1	Set the operation mode and the transmission or reception format in SMR_SMCI.



No.	Step Name	Description
7	Set SCMR.BCP2, SDIR, SINV Set SCMR.SMIF to 1	Set the transmission or reception format in SCMR.
8	Set SEMR.BRME and SEMR.RXDESEL to 0	Set SEMR.BRME and SEMR.RXDESEL to 0.
9	Set a value in BRR	Write the value for the bit rate in BRR.
10	Set a value in the MDDR	Write the value obtained by correcting a bit rate error in the MDDR register. This step is not required if the bit rate adjustment function is not used.
11	Set a value in SCR_SMCI.CKE[1:0]	Set the SCR_SMCI.CKE[1:0] bits. When the CKE[0] bit is set to 0, the clock is output from the SCKn pin.
12	Set SCR_SMCI.TE or RE to 1, and set SCR_SMCI.TIE, RIE	Set the TE or RE bit in SCR_SMCI to 1, then set the TIE and RIE bits in SCR_SMCI. Do not simultaneously set the TE and RE bits to 1 if self-diagnosis is not used.
13	Initialization completed	

Table 25.29Example flow of SCI initialization in smart card interface mode (2 of 2)

25.6.6 Serial Data Transmission (Except in Block Transfer Mode)

Serial data transmission in smart card interface mode (except in block transfer mode) is different from that in non-smart card interface mode, in that an error signal is sampled and data can be re-transmitted in smart card mode. Figure 25.52 shows the data re-transfer operation during transmission.

- 1. When an error signal from the receiver end is sampled after 1-frame data is transmitted, the SSR_SMCI.ERS flag is set to 1. If the SCR_SMCI.RIE bit is 1, an SCIn_ERI interrupt request is generated. Clear the ERS flag to 0 before the next parity bit is sampled.
- 2. For a frame in which an error signal is received, the SSR_SMCI.TEND flag is not set. Data is re-transferred from TDR to TSR, allowing automatic data retransmission.
- 3. If no error signal is returned from the receiver, the ERS flag is not set to 1.
- 4. In this case, the SCI determines that transmission of 1-frame data, including the re-transfer, is complete, and the TEND flag is set. If the SCR_SMCI.TIE bit is 1, an SCIn_TXI interrupt request is generated. Write transmit data to the TDR to start transmission of the next data.

Figure 25.54 shows an example flow of serial transmission. All the processing steps are automatically performed using an SCIn_TXI interrupt request to activate the DTC.

When the SSR_SMCI.TEND flag is set to 1 in transmission and when the SCR_SMCI.TIE bit is 1, an SCIn_TXI interrupt request is generated.

The DTC is activated by an SCIn_TXI interrupt request if the SCIn_TXI interrupt request is previously specified as a source of DTC activation, allowing the transfer of transmit data. The TEND flag is automatically set to 0 when the DTC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During this retransmission, the TEND flag is kept at 0 and the DTC is not activated. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including retransmission when an error occurs. Because the ERS flag is not automatically cleared, set the RIE bit to 1 before enabling an SCIn_ERI interrupt request to be generated if an error occurs, and clear the ERS flag to 0.

When transmitting or receiving data using the DTC, always enable the DTC before making the SCI settings.

For DTC settings, see section 15, Data Transfer Controller (DTC).





Figure 25.52 Data re-transfer operation in smart card interface transmission mode

The SSR_SMCI.TEND flag is set at different timings depending on the SMR_SMCI.GM bit setting. Figure 25.53 shows the TEND flag generation timing.



Figure 25.53 SSR.TEND flag generation timing during transmission





Figure 25.54 Example flow of smart card interface transmission

25.6.7 Serial Data Reception (Except in Block Transfer Mode)

Serial data reception in smart card interface mode is similar to that in non-smart card interface mode. Figure 25.55 shows the data re-transfer operation in reception mode.

- 1. If a parity error is detected in the receive data, the SSR_SMCI.PER flag is set to 1. When the SCR_SMCI.RIE bit is 1, an SCIn_ERI interrupt request is generated. Clear the PER flag to 0 before the next parity bit is sampled.
- 2. For a frame in which a parity error is detected, no SCIn_RXI interrupt is generated.
- 3. When no parity error is detected, the SCR_SMCI.PER flag is not set to 1.
- 4. In this case, data is determined to be received successfully. When the SCR_SMCI.RIE bit is 1, an SCIn_RXI interrupt request is generated.

Figure 25.56 shows an example flow of serial data reception. All the processing steps are automatically performed using an SCIn_RXI interrupt request to activate the DTC.



In reception, setting the RIE bit to 1 allows an SCIn_RXI interrupt request to be generated. The DTC is activated by an SCIn_RXI interrupt request if the SCIn_RXI interrupt request is previously specified as a source of DTC activation, allowing the transfer of receive data.

If an error occurs during reception and either the ORER or PER flag in SSR_SMCI is set to 1, a receive error interrupt (SCIn_ERI) request is generated. Clear the error flag after the error occurrence. If an error occurs, the DTC is not activated and receive data is skipped. Therefore, the number of bytes of receive data specified in the DTC is transferred.

If a parity error occurs and the PER flag is set to 1 during reception, the receive data is transferred to RDR, allowing the data to be read.

When a reception is forced to terminate by setting SCR_SMCI.RE to 0 during operation, read the RDR register because the received data that is not yet read might be left in the RDR.

Note: For operations in block transfer mode, see section 25.3.9. Serial Data Reception in Asynchronous Mode.



Figure 25.55 Data re-transfer operation in smart card interface reception mode





Figure 25.56 Example flow of smart card interface reception

25.6.8 Clock Output Control

When the GM bit in SMR_SMCI is set to 1, the clock output can be controlled by the CKE[1:0] bits in SCR_SMCI. For details on the CKE[1:0] bits, see section 25.2.12. SCR_SMCI : Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1). When setting the clock output, the base clock described in section 25.6.4. Receive Data Sampling Timing and Reception Margin is applied.

Figure 25.57 shows an example timing for the clock output control when the CKE[1] bit in SCR_SMCI is set to 0 and the CKE[0] bit in SCR_SMCI is controlled.

When the GM bit in SMR_SMCI is 0, output control by the CKE[0] bit in SCR_SMCI is immediately reflected on the SCKn pin, so there is a possibility that pulses with an unintended width may be output from the SCKn pin.

When the GM bit in SMR_SMCI is 1, the clock with the same pulse width as the base clock is output even if the CKE[0] bit in SCR_SMCI is changed.





Figure 25.57 Clock Output timing

25.7 Operation in Simple IIC Mode

Simple IIC mode format is composed of 8 data bits and an acknowledge bit. By continuing into a slave-address frame after a start condition or restart condition, a master device can specify a slave device as the partner for communications. The currently specified slave device remains valid until a new slave device is specified or a stop condition is satisfied. The 8 data bits in all frames are transmitted in order from the MSB.

The I²C bus format and timing of the I²C bus are shown in Figure 25.58 and Figure 25.59.






Figure 25.59 I²C bus timing when SLA is 7 bits

- S: Indicates a start condition, when the master device changes the level on the SDAn line from high to low while the SCLn line is high
- SLA: Indicates a slave address, by which the master device selects a slave device
- R/W#: Indicates the direction of transfer (reception or transmission). The value 1 indicates transfer from the slave device to the master device and 0 indicates transfer from the master device to the slave device.
- A/A#: Indicates an acknowledge bit. This is returned by the slave device for master transmission and by the master device for master reception. Return low indicates ACK and return high indicates NACK.
- Sr: Indicates a restart condition, when the master device changes the level on the SDAn line from high to low while the SCLn line is high and after the setup time elapses
- DATA: Indicates the data being received or transmitted
- P: Indicates a stop condition, when the master device changes the level on the SDAn line from low to high while the SCLn line is high

25.7.1 Generation of Start, Restart, and Stop Conditions

Writing 1 to the SIMR3.IICSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations:

- The level on the SDAn line falls (from the high level to the low level) and the SCLn line is kept in the released state
- The hold time for the start condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SCLn line falls (from the high level to the low level), the IICSTAREQ bit in SIMR3 is set to 0, and a start-condition generated interrupt is output

Writing 1 to the IICRSTAREQ bit in SIMR3 causes the generation of a restart condition. The generation of a restart condition proceeds through the following operations:

- The SDAn line is released and the SCLn line is kept at the low level
- The period at low level for the SCLn line is set as half of a bit period at the bit rate determined by the BRR setting
- The SCLn line is released (transition from the low to the high level)
- When a high level is detected on the SCLn line, the setup time for the restart condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SDAn line falls (from the high level to the low level)
- The hold time for the restart condition is set as half of a bit period at the bit rate determined by the BRR setting
- The level on the SCLn line falls (from the high level to the low level), the SIMR3.IICRSTAREQ bit is set to 0, and a restart-condition generated interrupt is output

Writing 1 to the SIMR3.IICSTPREQ bit causes the generation of a stop condition. The generation of a stop condition proceeds through the following operations:

- The level on the SDAn line falls (from the high level to the low level) and the SCLn line is kept at the low level
- The period at low level for the SCLn line is set as half of a bit period at the bit rate determined by the BRR setting
- The SCLn line is released (transition from the low to the high level)



- When a high level is detected on the SCLn line, the setup time for the stop condition is set as half of a bit period at the bit rate determined by the BRR setting
- The SDAn line is released (transition from the low to the high level), the SIMR3.IICSTPREQ bit is set to 0, and a stopcondition generated interrupt is output

Figure 25.60 shows the timing of operations in the generation of start, restart, and stop conditions.



Figure 25.60 Timing of operations in generation of start, restart, and stop conditions

25.7.2 Clock Synchronization

The SCLn line can be driven low if a wait is inserted by a slave device at the other side of the transfer. Setting the SIMR2.IICCSC bit to 1 applies control to obtain synchronization when a difference arises between the levels of the internal SCLn clock signal and the level being input on the SCLn pin.

When the SIMR2.IICCSC bit is set to 1, the level of the internal SCLn clock signal changes from low to high. Counting to determine the period at a high level stops while the low level is being input on the SCLn pin. Counting to determine the period at a high level starts after the transition of the input on the SCLn pin to the high level.

The interval from this time until counting to determine the period at high level starts on the transition of the SCLn pin to the high level, is the total of the delay of SCLn output, delay for noise filtering of the input on the SCLn pin (2 or 3 cycles of sampling clock for the noise filter), and delay for internal processing (1 or 2 cycles of PCLK). The period at high level of the internal SCLn clock is extended even when other devices do not place the low level on the SCLn line.

If the SIMR2.IICCSC bit is 1, synchronization is obtained for the transmission and reception of data by taking the logical AND of the input on the SCLn pin and the internal SCLn clock. If the SIMR2.IICCSC bit is 0, synchronization with the internal SCLn clock is obtained for the transmission and reception of data.

If a slave device inserts a wait period into the interval until the transition of the internal SCLn clock signal from the low to the high level after a request for the generation of a start, restart, or stop condition is issued, the time until generation is prolonged by that period.

If a slave device inserts a wait period after the transition of the internal SCLn clock signal from the low to the high level, although the generation-completed interrupt is issued without stopping the waiting period, generation of the condition itself is not guaranteed.

Figure 25.61 shows an example operation for synchronizing the clocks.







25.7.3 SDAn Output Delay

The SIMR1.IICDL[4:0] bits can be used to set a delay for output on the SDAn pin relative to falling edges of output on the SCLn pin. Delay settings from 0 to 31 are selectable, representing periods of the corresponding numbers of cycles of the clock signal from the on-chip baud rate generator (derived by frequency-dividing the base clock, PCLK, by the divisor selected in the SMR.CKS[1:0] bits). A delay for output on the SDAn pin applies to the start condition/restart condition/stop condition signal, 8-bit transmit data, and acknowledge bit.

If the SDAn output delay is shorter than the time for the level on the SCLn pin to fall, the change of the output on the SDAn pin starts while the output level on the SCLn pin is falling, creating a possibility of erroneous operation for slave devices. Ensure that settings for the delay of output on the SDAn pin specify times greater than the time output on the SCLn pin takes to fall (300 ns for IIC in normal mode and fast mode).

Figure 25.62 shows the timing of delays in SDAn output.





25.7.4 SCI Initialization in Simple IIC Mode

Before transferring data, write the initial value 0x00 to SCR and initialize the interface following the example shown in Table 25.30.



Before making any changes to the operating mode or transfer format, be sure to set SCR to its initial value. In simple IIC mode, the open-drain setting for the communication ports should be made on the port side.

No.	Step Name	Description
1	Start of initialization	
2	Set the TIE, RIE, TE, RE, TEIE and CKE[1:0] bits in SCR to 0	
3	Set the I/O port functions	Set the I/O port to allow use (on N-channel open-drain output pins) of the SSCLn and SSDAn pin functions.
4	Set the IICSDAS[1:0] and IICSCLS[1:0] bits in SIMR3 to 11b	Place the SSCLn and SSDAn pins in the high-impedance state until a start condition is to be generated.
5	Set up the transfer or reception format in SMR and SCMR	Set the format for transmission and reception in SMR and SCMR. In SMR, set the CKS[1:0] bits to the target value and set the other bits to 0. In SCMR, set the SDIR bit to 1 and the SINV and SMIF bits to 0.
6	Set the value in BRR	Write the value for the targeted bit rate to BRR.
7	Set a value in MDDR	Write the value obtained by correcting a bit rate error in MDDR. This step is not required if the BRME bit in SEMR is set to 0.
8	Set the values in SEMR, SNFR, SIMR1, SIMR2, and SPMR	Set the values in SEMR, SNFR, SIMR1, SIMR2, and SPMR. Set the NFEN and BRME bits in SEMR. In SNFR, set the NFCS[2:0] bits. In SIMR1, set the IICM bit to 1 and the IICDL[4:0] bits as required. In SIMR2, set the IICACKT and IICCSC bits to 1 and the IICINTM bits as required. In SPMR, set all the bits to 0.
9	Set the SCR.RE and TE bit to 1 and set the SCR.TIE, RIE and TEIE bits	Set the RE and TE bits in the SCR to 1. Then, set the SCR.TIE, RIE, and TEIE bits (for transmission and when the SIMR2.IICINTM bit is 1, set the RIE bit to 0). Setting the TE and RE bits to 1 enables the SSCLn and SSDAn pin functions.
10	Start of transmission or reception	

Table 25.30 Example flow of SCI initialization in simple IIC mode

25.7.5 Operation in Master Transmission in Simple IIC Mode

Figure 25.63 and Figure 25.64 show examples of master transmission and Figure 25.65 shows an example flow of data transmission.

Figure 25.63 shows the operation example when SIMR2.IICINTM bit is 1 (use reception and transmission interrupts) and the value of the SCR.RIE bit is assumed to be 0 (SCIn_RXI and SCIn_ERI interrupt requests are disabled).

See Table 25.35 for more information on the STI interrupt.

Figure 25.65 shows a flow chart in the case of SIMR2.IICINTM is 1 and address transmission by CPU and data transmission by DTC. When 10-bit slave addresses are in use, steps [3] and [4] are repeated twice.

In simple IIC mode, the transmit data empty interrupt (SCIn_TXI) is generated when communication of one frame is complete, unlike the SCIn_TXI interrupt request generation timing during clock synchronous transmission.



RA2L1 User's Manual



Figure 25.63 Example 1 of operations for master transmission in simple IIC mode with 7-bit slave addresses, transmission interrupts, and reception interrupts

When the SIMR2.IICINTM bit is set to 0 (use ACK/NACK interrupts) during master transmission, the DTC is activated by the ACK interrupt as the trigger and required number of data bytes are transmitted. When the NACK is received, error processing such as transmission stop and retransmission is performed using the NACK interrupt as the trigger.

To restart communication for some reason after writing data in the TDR register, use the following procedure:

- 1. Set the TE and RE bits in the SCR register to 0 to stop communication.
- 2. Set 0xF0 in the SIMR3 register, release the I^2C bus, and clear the generation of a condition.
- 3. If the RDRF flag in the SSR register is set to 1, clear it.
- 4. Set the TE and RE bits in the SCR register to 1 and start the next communication.



Figure 25.64 Example 2 of operations for master transmission in simple IIC mode with 7-bit slave addresses, ACK interrupts, and NACK interrupts







25.7.6 Master Reception in Simple IIC Mode

Figure 25.66 shows an example operation in simple IIC mode master reception and Figure 25.67 shows an example flow of master reception.

The value of the SIMR2.IICINTM bit is assumed to be 1 (use reception and transmission interrupts).

In simple IIC mode, the transmit data empty interrupt (SCIn_TXI) is generated when communication of one frame is complete, unlike the SCIn_TXI interrupt request generation timing during clock synchronous transmission.



Figure 25.66 Example operations for master reception in simple IIC mode with 7-bit slave addresses, transmission interrupts, and reception interrupts







25.8 Operation in Simple SPI Mode

As an extended function, the SCI supports a simple SPI mode that handles transfer among one or multiple master devices and multiple slave devices.

Using the settings for clock synchronous mode (SCMR.SMIF = 0, SIMR1.IICM = 0, SMR.CM = 1) and setting the SPMR.SSE bit to 1 place the SCI in simple SPI mode. However, the SSn pin function on the master side is not required for connection of the device used as the master in simple SPI mode when the configuration only has a single master. Therefore, set the SPMR.SSE bit to 0 in such cases.

Figure 25.68 shows an example of connections for simple SPI mode. Control a general port pin to produce the SSn output signal from the master.

In simple SPI mode, data is transferred in synchronization with clock pulses in the same way as in clock synchronous mode. One character of data for transfer consists of 8 bits of data, and parity bits cannot be appended. The data can be inverted by setting the SCMR.SINV bit to 1.

Because the receiver and transmitter are independent of each other within the SCI module, full-duplex communications are possible, with a shared clock signal. Additionally, because both the transmitter and receiver have a buffered structure, writing the next transmit data while transmission is in progress and reading previously received data while reception is in progress are both possible. This enables continuous transfer.



Figure 25.68 Example connections using simple SPI mode in single master mode with SPMR.SSE bit = 0

25.8.1 States of Pins in Master and Slave Modes

The direction (input or output) of pins for the simple SPI mode interface differs according to whether the device is a master (SCR.CKE[1:0] = 00b or 01b and SPMR.MSS = 0) or slave (SCR.CKE[1:0] = 10b or 11b and SPMR.MSS = 1).

Table 25.31 lists the relationship between the pin states, mode, and level on the SSn pin.



Mode	Input on SSn pin	State of MOSIn pin	State of MISOn pin	State of SCKn pin
Master mode ^{*1}	High level (transfer can proceed)	Output for data transmission ^{*2}	Input for received data	Clock output ^{*3}
	Low level (transfer cannot proceed)	High-impedance	Input for received data (but disabled)	High-impedance
Slave mode	High level (transfer cannot proceed)	Input for received data (but disabled)	High-impedance	Clock input (but disabled)
	Low level (transfer can proceed)	Input for received data	Output for data transmission	Clock input

Table 25.31 States of pins by mode and input level on SSn pin

Note 1. When there is only a single master (SPMR.SSE = 0), transfer is possible regardless of the input level on the SSn pin. This is equivalent to input of a high level on the SSn pin.

Note 2. The MOSIn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE bit = 0).

Note 3. The SCKn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE = 0 and SCR.RE = 0) in a multimaster configuration (SPMR.SSE = 1).

25.8.2 SS Function in Master Mode

Setting the CKE[1:0] bits in the SCR to 00b or 01b and the MSS bit in the SPMR to 0 selects master mode operation. The SSn pin is not used in single-master configurations (SPMR.SSE = 0), so transmission or reception can proceed regardless of the value of the SSn pin.

When the level on the SSn pin is high in a multi-master configuration (SPMR.SSE = 1), a master device outputs clock signals from the SCKn pin before starting transmission or reception to indicate that there are no other masters or another master is performing reception or transmission.

When the level on the SSn pin is low in a multi-master configuration (SPMR.SSE = 1), there are other masters, and a transmission or reception is in progress. The MOSIn output and SCKn pins are placed in the high-impedance state and starting transmission or reception is not possible. In addition, the value of the SPMR.MFF bit is 1, indicating a mode fault error. In a multi-master configuration, start error processing by reading SPMR.MFF flag. If a mode fault error occurs while transmission or reception is in progress, transmission or reception does not stop, but the MOSIn and SCKn outputs are in the high-impedance state after completion of the transfer.

Use a general port pin to produce the SS output signal from the master.

25.8.3 SS Function in Slave Mode

Setting the SCR.CKE[1:0] bits to 10b or 11b and the SPMR.MSS bit to 1 selects slave operation. When the SSn pin is high, the MISOn output pin is in the high-impedance state and clock input through the SCKn pin is ignored. When the SSn pin is low, clock input through the SCKn pin is valid and transmission or reception can proceed.

If the input on the SSn pin changes from low to high during transmission or reception, the MISOn output pin is placed in the high-impedance state. Meanwhile, the internal processing for transmission or reception continues at the rate of the clock input through the SCKn pin until processing for the character being transmitted or received is complete, after which it stops, and the appropriate interrupt (SCIn_TXI, SCIn_RXI, or SCIn_TEI) is generated.

25.8.4 Relationship between Clock and Transmit/Receive Data

The CKPOL and CKPH bits in the SPMR register can be used to set up the clock for use in transmission and reception in four different ways. The relation between the clock signal and the transmission and reception of data is shown in Figure 25.69. The relation is the same for both master and slave operation. This is the same as when the level on the SSn pin is high.





Figure 25.69 Relation between clock signal and transmit or receive data in simple SPI mode

25.8.5 SCI Initialization in Simple SPI Mode

Initialization in simple SPI mode is the same as in clock synchronous mode. See section 25.5.3. SCI Initialization in Clock Synchronous Mode for an example initialization flow. The CKPOL and CKPH bits in the SPMR register must be set to ensure that the clock signal is suitable for both master and slave devices.

Always initialize the SCR register before making any changes to the operating mode or transfer format.

Note: Only the RE bit is set to 0. The SSR.ORER, FER, PER, and RDR flags are not initialized.

Changing the value of the TE bit from 1 to 0 or from 0 to 1 when the TIE bit in the SCR register is 1 at the same time, leads to the generation of a transmit data empty interrupt (SCIn_TXI).

25.8.6 Transmission and Reception of Serial Data in Simple SPI Mode

In master operation, ensure that the SSn pin of the slave device on the other side of the transfer is at the low level before starting the transfer and at the high level on completion of the transfer. Otherwise, the procedures are the same as in clock synchronous mode.

25.9 Bit Rate Modulation Function

Using the bit rate modulation function, the bit rate can be evenly corrected using the number specified in the MDDR register among 256 clock cycles of internal clocks which is selected by the CKS[1:0] bits in SMR/SMR_SMCI.



Figure 25.70 shows an example where the PCLK is selected in the CKS[1:0] bits in SMR/SMR_SMCI, the BRR bit is set to 0, and the MDDR is set to 160 in asynchronous mode. In this example, the cycle of the base clock is evenly corrected (256/160) and the bit rate is also corrected (160/256).

Note: Enabling an internal clock causes bias, and expansion and contraction are generated in the pulse width of the internal base clock.

Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).

Internal clock			
(bit rate counter input)			
Internal base clock			
Transmit/receive data	1-bit interval is 16 cycles of the internal base clock.		
	(a) When the bit modulation function is not used		
	160 clocks among 256 clocks are evenly enabled (96 clocks are disabled) by setting MDDR.		
Internal clock (bit rate counter input)			
Internal base clock			
Transmit/receive data	1-bit interval is 16 cycles of the internal base clock.		
	This figure shows an example when 1-bit interval is corrected to 52/32. (1-bit interval is evenly corrected to 256/160.)		
	(b) The bit rate is corrected (160/256) using the bit rate modulation function		
Figure 25.70 Example	internal base clock when bit rate modulation function is used		

25.10 Interrupt Sources

25.10.1 Buffer Operation for SCIn_TXI and SCIn_RXI Interrupts (Non-FIFO Selected)

If the conditions for an SCIn_TXI and SCIn_RXI interrupt are satisfied while the interrupt status flag in the ICU is 1, the ICU does not output the interrupt request but saves it internally with a capacity for retention of one request per source.

When the interrupt status flag in the ICU is set to 0, the interrupt request retained within the ICU is output. The internally retained interrupt request is automatically discarded when the actual interrupt is output. Clearing of the associated interrupt enable bit (the TIE or RIE bit in the SCR/SCR_SMCI) can also be used to discard an internally retained interrupt request.

25.10.2 Buffer Operation for SCIn_TXI and SCIn_RXI Interrupts (FIFO Selected)

When an interrupt status flag in the ICU is set to 1, the SCIn_TXI and SCIn_RXI interrupts do not output interrupt requests to the ICU. When an interrupt status flag of the ICU is set to 0, and if the conditions for an SCIn_TXI and SCIn_RXI interrupts are satisfied, an interrupt request is generated.

25.10.3 Interrupts in Asynchronous, Clock Synchronous, and Simple SPI Modes

(1) Non-FIFO selected

Table 25.32 lists interrupt sources in asynchronous mode, clock synchronous mode, and simple SPI mode.

A different interrupt vector can be assigned to each interrupt source. Individual interrupt sources can be enabled or disabled with the enable bits in the SCR register.



If the SCR.TIE bit is 1, an SCIn_TXI interrupt request is generated when transmit data is transferred from the TDR or TDRHL register^{*1} to the TSR register. An SCIn_TXI interrupt request can also be generated by using a single instruction to set the SCR.TE and SCR.TIE bits to 1 at the same time. An SCIn_TXI interrupt request can activate the DTC to handle data transfer.

An SCIn_TXI interrupt request is not generated by setting the SCR.TE bit to 1 when SCR.TIE is 0 or by setting the SCR.TIE bit to 1 when the SCR.TE is $1.^{*2}$

When new data is not written by the time of transmission of the last bit of the current transmit data and SCR.TEIE is 1, the SSR.TEND flag is set to 1 and an SCIn_TEI interrupt request is generated. Additionally, when SCR.TE is 1, the SSR.TEND flag retains the value 1 until more transmit data is written to the TDR or TDRHL register^{*1}, and setting SCR.TEIE to 1 leads to the generation of an SCIn_TEI interrupt request.

Writing data to the TDR or TDRHL register^{*1} leads to clearing of the SSR.TEND flag and, after a certain time, discarding of the SCIn_TEI interrupt request.

If the SCR.RIE bit is 1, an SCIn_RXI interrupt request is generated when received data is stored in the RDR register. An SCIn_RXI interrupt request can activate the DTC to handle data transfer.

Setting any of the SSR.ORER, FER, PER flags to 1 when the SCR.RIE bit is 1 leads to the generation of an SCIn_ERI interrupt request.

An SCIn_RXI interrupt request is not generated in this case. Clearing all these flags (ORER, FER, PER) leads to discarding of the SCIn_ERI interrupt request.

Note 1. When asynchronous mode and 9-bit data length are selected.

Note 2. To temporarily prohibit SCIn_TXI interrupts on transmission of the last of the data when a new round of transmission is to be started, after handling the transmission-completed interrupt, control activation of the interrupt by using the interrupt request enable bit in the ICU rather than using the SCR.TIE bit. This approach can prevent the suppression of SCIn_TXI interrupt requests in the transfer of new data.

(2) FIFO selected

Table 25.33 lists interrupt sources in FIFO selected mode.

If the SCR.TIE bit is 1, an SCIn_TXI interrupt request is generated when the stored amount of data in the FTDRL register becomes the threshold value indicated in FCR.TTRG or below. An SCIn_TXI interrupt request can also be generated by using a single instruction to set the SCR.TIE and SCR.TE bits to 1 simultaneously or by setting SCR.TIE to 1 when SCR.TE is 1.

An SCIn_TXI interrupt request is not generated by setting SCR.TE to 1 when SCR.TIE is 0.

If SCR.TEIE is 1 and if the next data is not written to the FTDRL register by the time the last bit of the transmit data is sent, the SSR FIFO.TEND flag is set to 1 and the SCIn TEI interrupt request is generated.

If SCR.RIE is 1, the SCIn_RXI interrupt request is generated when the stored amount of data in the FRDRL register is equal to or greater than the threshold value indicated in FCR.RTRG. When RTRG is 0, an SCIn_RXI interrupt does not occur even when the amount of data in the receive FIFO is equal to 0.

If the SCR.RIE bit is 1, when the SSR_FIFO.ORER flag is set to 1 or data with a framing error or a parity error is stored in the FRDRL register, the SCIn_ERI interrupt request is generated. When the amount of data stored in the FRDRL register is at the threshold value or above, the SCIn_RXI interrupt request is also generated. The SCIn_ERI interrupt request can be canceled, in which case SSR_FIFO.ORER, FER, and PER flags are all cleared.

able 25.52 Soft methop: Sources with non-rin of Selected (1012)					
Name	Interrupt source	Interrupt flag	Interrupt enable	DTC activation	
SCIn_ERI (n = 0 to 3, 9)	Receive error ^{*1}	SSR.ORER, SSR.FER, SSR.PER, DCCR.DFER, DCCR.DPER	SCR.RIE	Not possible	
SCIn_RXI (n = 0 to	Receive data full	SSR.RDRF	SCR.RIE	Possible	
3, 9)	Address match	DCCR.DCMF	SCR.RIE	Possible	
SCIn_AM (n = 0 to 3, 9)	Address match	DCCR.DCMF	—	Not possible	
SCIn_TXI (n = 0 to 3, 9)	Transmit data empty	SSR.TDRE	SCR.TIE	Possible	

Table 25.32 SCI interrupt sources with non-FIFO selected (1 of 2)



Table 25.32 SCI interrupt sources with non-FIFO selected (2 of 2)

Name	Interrupt source	Interrupt flag	Interrupt enable	DTC activation
SCIn_TEI (n = 0 to 3, 9)	Transmit end	SSR.TEND	SCR.TEIE	Not possible

Note 1. The interrupt flag is only ORER when in clock synchronous and simple SPI mode.

Table 25.33 SCI interrupt sources with FIFO selected

Name	Interrupt source	Interrupt flag	Interrupt enable	DTC activation
SCIn_ERI (n = 0 to 3, 9)	Receive error ^{*1}	SSR_FIFO.ORER, SSR_FIFO.FER, SSR_FIFO.PER, DCCR.DFER, DCCR.DPER	SCR.RIE	Not possible
		SSR_FIFO.DR (when FCR.DRES = 1)	SCR.RIE	Not possible
SCIn_RXI (n = 0 to	Receive data full	SSR_FIFO.RDF	SCR.RIE	Possible
3, 9)	Receive data ready	SSR_FIFO.DR (when FCR.DRES = 0)	SCR.RIE	Possible
	Address match	DCCR.DCMF	SCR.RIE	Possible
SCIn_AM (n = 0 to 3, 9)	Address match	DCCR.DCMF	—	Not possible
SCIn_TXI (n = 0 to 3, 9)	Transmit data empty	SSR_FIFO.TDFE	SCR.TIE	Possible
SCIn_TEI (n = 0 to 3, 9)	Transmit end	SSR_FIFO.TEND	SCR.TEIE	Not possible

Note 1. The interrupt flag is only ORER when in clock synchronous and simple SPI mode.

25.10.4 Interrupts in Smart Card Interface Mode

Table 25.34 lists interrupt sources in smart card interface mode. A transmit end interrupt (SCIn_TEI) request and an address match (SCIn_AM) request cannot be used in this mode.

Name	Interrupt source	Interrupt flag	Interrupt enable	DTC activation
SCIn_ERI (n = 0 to 3, 9)	Receive error or error signal detection	SSR_SMCI.ORER, SSR_SMCI.PER, SSR_SMCI.ERS	SCR_SMCI.RIE	Not possible
SCIn_RXI (n = 0 to 3, 9)	Receive data full	SSR_SMCI.RDRF	SCR_SMCI.RIE	Possible
SCIn_TXI (n = 0 to 3, 9)	Transmit data empty	SSR_SMCI.TEND	SCR_SMCI.TIE	Possible

Table 25.34 SCI Interrupt sources

Data transmission or reception using the DTC is also possible in smart card interface mode, similar to normal SCI mode. In transmission, when the SSR_SMCI.TEND flag is set to 1, an SCIn_TXI interrupt request is generated. This SCIn_TXI interrupt request activates the DTC, allowing transfer of transmit data if the SCIn_TXI request is previously specified as a source of DTC activation. The TEND flag is automatically set to 0 when the DTC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During the retransmission, the TEND flag is kept at 0 and the DTC is not activated. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including retransmission after an error occurrence. However, the SSR_SMCI.ERS flag is not automatically set to 0 at error occurrence. Therefore, the ERS flag must be cleared by previously setting the SCR_SMCI.RIE bit to 1 to enable an SCIn_ERI interrupt request to be generated at error occurrence.

When transmitting or receiving data using the DTC, always enable the DTC before making the SCI settings. For DTC settings, see section 15, Data Transfer Controller (DTC).

In reception, an SCIn_RXI interrupt request is generated when receive data is set to the RDR register. This SCIn_RXI interrupt request activates the DTC, allowing transfer of the receive data if the SCIn_RXI request is previously specified as a source of DTC activation. If an error occurs, the error flag is set. Therefore, the DTC is not activated and an SCIn_ERI interrupt request is issued to the CPU instead. The error flag must be cleared.



25.10.5 Interrupts in Simple IIC Mode

Table 25.35 lists the interrupt sources in simple IIC mode. The STI interrupt is allocated to the transmit end interrupt (SCIn_TEI) request. The receive error interrupt (SCIn_ERI) and the address match (SCIn_AM) request cannot be used.

The DTC can also be used to handle transfer in simple IIC mode.

When the SIMR2.IICINTM bit is 1:

- An SCIn_RXI request is generated on the falling edge of the SCLn signal for the 8th bit. If SCIn_RXI is previously set up as an activation source for the DTC, the SCIn_RXI request activates the DTC to handle transfer of the received data.
- An SCIn_TXI request is generated on the falling edge of the SCLn signal for the 9th bit (acknowledge bit). If SCIn_TXI is previously set up as an activation source for the DTC, the SCIn_TXI request activates the DTC to handle transfer of the transmit data.

When the SIMR2.IICINTM bit is 0:

- An SCIn_RXI request (ACK detection) is generated if the input on the SDAn pin is low on the rising edge of the SCLn signal for the 9th bit (acknowledge bit)
- An SCIn_TXI request (NACK detection) is generated if the input on the SDAn pin is high on the rising edge of the SCLn signal for the 9th bit (acknowledge bit)
- If SCIn_RXI is previously set up as an activation source for the DTC, the SCIn_RXI request activates the DTC to handle transfer of the received data.

If the DTC is used for data transfer in reception or transmission, always set up and enable the DTC before setting up the SCI.

When the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits in SIMR3 are used to generate a start condition, restart condition, or stop condition, the STI request is issued when generation is complete.

Name	Interrupt source	Interrupt flag	Interrupt enable	DTC activation
SCIn_RXI (n = 0 to 3, 9)	Reception, ACK detection	—	SCMR.RIE	Possible ^{*1}
SCIn_TXI (n = 0 to 3, 9)	Transmission, NACK detection	_	SCMR.TIE	Possible
SCIn_TEI(STIn) (n = 0 to 3, 9)	Completion of generation of a start, restart, or stop condition	SIMR3.IICSTIF	SCMR.TEIE	Not possible

Table 25.35 SCI interrupt sources

Note 1. Activation of the DTC is only possible when the SIMR2.IICINTM bit is 1 (use reception and transmission interrupts)

25.11 Event Linking

By using interrupt request signals as event signals, the SCIn can provide linked operation through the ELC for modules selected in advance.

Event signals can be output regardless of the values of the associated interrupt request enable bits.

- (1) Error event output (receive error or error signal detected) (SCIn_ERI, n = 0 to 3, 9)
- Indicates abnormal termination because of a parity error during reception in asynchronous mode
- Indicates abnormal termination because of a framing error during reception in asynchronous mode
- Indicates abnormal termination because of an overrun error during reception
- Indicates detection of the error signal during transmission in smart card interface mode
- The SSR_FIFO.FER and PER flags are 0, and receive data less than the receive FIFO data trigger number is set in a reception FIFO buffer, and it indicates that 15 etus elapse when FIFO is selected and the FCR.DRES bit is 1

(2) Receive data full event output (SCIn RXI, n = 0 to 3, 9)

• Indicates that ACK is detected if the SIMR2.IICINTM bit is 0 in simple IIC mode



- Indicates that the 8th-bit SCLn falling edge is detected if the SIMR2.IICINTM bit is 1 in simple IIC mode
- When the SIMR2.IICINTM bit is 1 during master transmission in simple IIC mode, set the ELC so that receive data full events are not used

Non-FIFO selected

• Indicates that received data is set in the Receive Data Register (RDR or RDRHL).

FIFO selected

- Using this event output is prohibited.
- (3) Transmit data empty event output (SCIn_TXI, n = 0 to 3, 9)
- Indicates that the SCR/SCR_SMCI.TE bit is changed from 0 to 1
- Indicates that transmission is complete in smart card interface mode
- Indicates that NACK is detected if the SIMR2.IICINTM bit is 0 in simple IIC mode
- Indicates that the 9th-bit SCLn falling edge is detected if the SIMR2.IICINTM bit is 1 in simple IIC mode

Non-FIFO selected

• Indicates that transmit data is transferred from the Transmit Data Register (TDR or TDRHL) to the Transmit Shift Register (TSR).

FIFO selected

- Using this event output is prohibited.
- (4) Transmit end event output (SCIn_TEI, n = 0 to 3, 9)
- Indicates the completion of transmission
- Indicates that the starting condition, resumption condition, or termination condition is generated in simple IIC mode

Note: When FIFO is selected, using this event output is prohibited

(5) Address match event output (SCIn_AM, n = 0 to 3, 9)

• Indicates a match of the comparison data (CDR.CMPD) with one frame of receive data when DCCR.DCME is set to 1 in asynchronous mode, including multi-processor mode.

25.12 Address Non-match Event Output (SCI0_DCUF)

SCI0_DCUF indicates the non-match of comparison data (CDR.CMPD) with receive data that is one frame of the data that is received when DCCR.DCME is set to 1 in asynchronous mode, including multi-processor mode. This event can be used for Snooze end request only. For details, see section 10, Low Power Modes.

25.13 Noise Cancellation Function

Figure 25.71 shows the configuration of the noise filter used for noise cancellation. The noise filter consists of a 2-stage flip-flop circuit and a match detection circuit. When the input signals of the noise filter and the output signals of the 2- stage flip-flop circuits completely match, the matched level is conveyed as an internal signal. Unless otherwise matched, the previous value is retained. When the same level is retained for 3 cycles or longer on the sampling clock of the noise filter, it is considered as a valid receive signal. A change in pulse for 3 cycles or shorter is considered as noise, not as a receive signal.

In asynchronous mode, the noise cancellation function can be applied to the receive signal input to the RXDn pin. The receive level of the RXDn is taken in the flip-flop circuit of the noise filter on the base clock of asynchronous mode.

- When SEMR.ABCS = 0 and SEMR.ABCSE = 0, the cycle is 1/16 of a 1-bit period.
- When SEMR.ABCS = 1 and SEMR.ABCSE = 0, the cycle is 1/8 of a 1-bit period.
- When SEMR.ABCSE = 1, the cycle is 1/6 of a 1-bit period.



In simple IIC mode, this function can be used for each input on SDAn and SCLn. The sampling clock is selected from divided clock of baud rate generator settings SNFR.NFCS[2:0].

If the base clock is stopped once with the noise filter enabled and then the base clock input is restarted again, the noise filter operation resumes from the state where the clock was stopped. When SCR.TE and SCR.RE are set to 0 during base clock input, all of the noise filter flip-flop values are initialized to 1. Accordingly, if the input data is 1 when reception operation resumes, the function determines that a level match is detected and the result is conveyed as an internal signal. When the level being input corresponds to 0, the initial output of the noise filter is retained until the level matches in three consecutive sampling cycles.



Figure 25.71 Digital noise filter circuit block diagram

25.14 Usage Notes

25.14.1 Settings for the Module-Stop Function

The Module Stop Control Register B (MSTPCRB) can enable or disable SCI operation. The SCI is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

25.14.2 SCI Operation during Low Power State

(1) Transmission

When setting the module to the stopped state or in transitions to Software Standby, stop operations (by setting the TIE, TE, and TEIE bits in the SCR/SCR_SMCI to 0) after switching the TXDn pin to the general I/O port pin function. When setting I/O port as an SCI connection, the SPTR register can control the state of the TXDn pin. Setting the TE bit to 0 initializes the TSR register and the TEND bit in the SSR/SSR_SMCI is initialized to 1 with non-FIFO selected, and the value is retained, with FIFO selected. Depending on the port settings and SPTR register settings, output pins might output the level before a transition to the low-power state is made after release from the module-stopped state or Software Standby mode. When transitions to these states are made during transmission, the transmitted data becomes indeterminate.

To transmit data in the same transmission mode after cancellation of the low-power state:

- 1. Set the TE bit to 1.
- 2. Read SSR/SSR_FIFO/SSR_SMCI.
- 3. Write data to TDR sequentially to start data transmission.

To transmit data with a different transmission mode, initialize the SCI first.



Figure 25.72 shows an example flow of transition to Software Standby mode during transmission. Figure 25.73 and Figure 25.74 show the port pin states during transition to Software Standby mode.

Before specifying the module-stop state or transitioning to Software Standby mode from the transmission mode using DTC transfer, stop the transmit operations (TE = 0). To start transmission after cancellation using the DTC, set the TE bit to 1. The SCIn_TXI interrupt flag is set to 1 and transmission starts using the DTC.

(2) Reception

When address match function is not used as wakeup condition

Before specifying the module-stop state or transitioning to Software Standby mode, stop the receive operations (RE = 0 in SCR/SCR_SMCI). If transition is made during data reception, the received data is invalid.

Figure 25.75 shows an example flow of transition to Software Standby mode during reception.

When address match function is used as wakeup condition

Before specifying the module-stop state or transitioning to Software Standby mode:

- 1. Set the operations after cancellation of the low power state.
- 2. Set CDR.CMPD and DCCR.DCME to 1.
- 3. Set the receive operations (RE = 1 in SCR/SCR_SMCI).
- 4. Set the module-stop state or Software Standby mode.

When SCI transfers to low power mode, if the receive data pin (RXD) is at the low level, set SEMR.RXDESEL = 0.

When setting SEMR.RXDESEL = 1, there is a possibility that a start bit (falling edge of RXD pin) cannot be detected on release of the low power mode.

Figure 25.76 shows an example flow of transition to Software Standby mode during reception with address match.

When using SCI0 in Snooze mode

When using SCI0 in Snooze mode, some restrictions apply, including maximum bit rates. For details, see section 10, Low Power Modes.



RA2L1 User's Manual







asynchronous transmission



Figure 25.74 Port pin states during transition to Software Standby mode with internal clock and clo synchronous transmission





Figure 25.75 Example flow of transition to Software Standby mode during reception





25.14.3 Break Detection and Processing

(1) Non-FIFO selected

When a framing error is detected, a break can be detected by reading the RXDn pin value directly. In a break, the input from the RXDn pin becomes all 0s, and the SSR.FER flag is set to 1 to indicate a framing error, and the SSR.PER flag might also be set to 1 to indicate a parity error. The SCI continues the receive operation even after a break is received. Therefore, even if the FER flag is 0, indicating that no framing error occurred, it is set to 1 again. When the SEMR.RXDESEL bit is 1, the SCI sets the SSR.FER flag to 1 and stops receiving operations until a start bit of the next data frame is detected. If the SSR.FER flag is set to 0, the SSR.FER flag retains 0 during the break.



When the RXDn pin is set to 1 and the break ends, detecting the beginning of the start bit on the first falling edge of the RXDn pin allows the SCI to start the receiving operation.

(2) FIFO selected

After a framing error is detected and when the SCI detects that continuous receive data is 0 for 1 frame, reception stops. When a framing error is detected, a break can be detected by reading the SPTR.RXDMON flag value. After the RXDn signal is in high and the break is finished, data reception to the FRDRHL register resumes.

25.14.4 Mark State and Production of Breaks

When the SCR/SCR_SMCI.TE bit is 0, disabling serial transmission, the state of the TXDn pin can be set using the SPTR.SPB2IO and SPTR.SPB2DT bits. With this approach, a TXDn pin can be placed in the mark state to transmit a break.

Before setting the SCR/SCR_SMCI.TE bit to 1, enabling serial transmission, set the SPB2IO and SPB2DT bits to put the communication line in the mark state (the state of 1), and change the TXDn pin using I/O port function. To output a break on data transmission, after setting the TXDn pin to output 0 by setting the SPB2IO and SPB2DT bits, change the TXDn pin using the I/O port function and set the SCR/SCR_SMCI.TE bit to 0. When the SCR/SCR_SMCI.TE bit is set to 0, the transmitter is initialized regardless of the current state of transmission.

25.14.5 Receive Error Flags and Transmit Operation in Clock Synchronous Mode and Simple SPI Mode

Transmission cannot start when a receive error flag (ORER) in SSR/SSR_FIFO is set to 1, even when data is written to TDR or FTDRL^{*1}. Always set the receive error flags to 0 before starting transmission.

- Note: The receive error flags cannot be set to 0 when the RE bit in SCR/SCR_SMCI is set to 0 (serial reception is disabled).
- Note 1. Do not use the FTDRH register in simple SPI mode.

25.14.6 Restrictions on Clock Synchronous Transmission in Clock Synchronous Mode and Simple SPI Mode

When the external clock source is used as a synchronization clock, the following restrictions apply.

(1) Start of transmission

Wait at least the following time from writing transmit data to TDR to the start of the external clock input:

1 PCLK cycle + data output delay time for the slave (t_{DO}) + setup time for the master (t_{SU}) . See Figure 25.77.

(2) Continuous transmission

Write the next transmit data to TDR or TDRHL before the falling edge of the transmit clock for bit [7]. See Figure 25.77.

When updating TDR after bit [7] has started to transmit, update TDR while the synchronization clock is in the low-level period, and set the high-level width of the transmit clock (bit [7]) to 4 PCLK cycles or longer. See Figure 25.77.





Figure 25.77 Restraints on use of external clock in clock synchronous transmission

25.14.7 Restrictions on Using DTC

During transmission or reception operations using the DTC, do not set transfer data for the DTC.

(1) Writing data to TDR (FTDRHL)

Non-FIFO selected

Data can be written to TDR and TDRHL. However, if new data is written to TDR or TDRHL when transmit data remains in TDR or TDRHL, the previous data in TDR and TDRHL is lost because it was not transferred to TSR yet. When using DTC, always write transmit data to TDR or TDRHL in the SCIn_TXI interrupt request handling routine.

FIFO selected

It is possible to write data to the FTDRH and FTDRL registers when SCR.TE is 1. Confirm the amount of writable data using the FDR.T[4:0] bits.



(2) Reading data from RDR (FRDRHL)

When using the DTC to read RDR and RDRHL, always set the receive data full interrupt (SCIn_RXI) as the activation source of the relevant SCI.

25.14.8 Notes on Starting Transfer

At the point where transfer starts when the interrupt status flag (IELSRn.IR flag) in the ICU is 1, follow the procedure in this section to clear interrupt requests before permitting operations (by setting the SCR/SCR_SMCI.TE or SCR/SCR_SMCI.TE or SCR/SCR_SMCI.RE bit to 1). For details on the interrupt status flag, see section 12, Interrupt Controller Unit (ICU).

- 1. Confirm that transfer has stopped (the SCR/SCR_SMCI.TE or SCR/SCR_SMCI.RE bit is 0)
- 2. Set the associated interrupt enable bit (SCR/SCR_SMCI.TIE or SCR/SCR_SMCI.RIE bit) to 0
- 3. Read the associated interrupt enable bit (SCR/SCR_SMCI.TIE or SCR/SCR_SMCI.RIE bit) to check that it actually becomes 0
- 4. Set the interrupt status flag, IELSRn.IR, in the ICU to 0

25.14.9 External Clock Input in Clock Synchronous Mode and Simple SPI Mode

In clock synchronous mode and simple SPI mode, the external clock SCKn must be input as follows:

High-pulse period, low-pulse period = 2 PCLK cycles or more, period = 6 PCLK cycles or more.

25.14.10 Limitations on Simple SPI Mode

(1) Master mode

• Use a resistor to pull up or pull down the clock line matching the initial settings for the transfer clock set in the SPMR.CKPH and CKPOL bits when the SPMR.SSE bit is 1.

This prevents the clock line from being placed in the high-impedance state when the SCR.TE bit is set to 0 or unexpected edges from being generated on the clock line when the SCR.TE bit changes from 0 to 1. When the SPMR.SSE bit is 0 in single master mode, pulling up or pulling down the clock line is not required because the clock line is not placed in the high-impedance state even when the SCR.TE bit is set to 0.

- For the clock delay setting (SPMR.CKPH bit is 1), the receive data full interrupt (SCIn_RXI) is generated before the final clock edge on the SCKn pin as indicated in Figure 25.78. If the TE and RE bits in the SCR register become 0 before the final edge of the clock signal on the SCKn pin, the SCKn pin is placed in the high-impedance state, so the width of the last clock pulse of the transfer clock is shortened. Additionally, an SCIn_RXI interrupt might lead to the input signal on the SSn pin of a connected slave going to the high level before the final edge of the clock signal on the SCKn pin, leading to incorrect operation of the slave.
- In a multi-master configuration, the SCKn pin output goes to high-impedance while the input on the SSn pin is at the low level if a mode fault error occurs while a character is being transferred, stopping supply of the clock signal to the connected slave. Reset the connected slave to avoid misaligned bits when transfer is restarted.







(2) Slave mode

Wait at least the following time from writing transmit data in the TDR register to the start of the external clock input.
 1 PCLK cycle + data output delay for the slave (t_{DO}) + setup time for the master (t_{SU})

Also wait at least 5 PCLK cycles from the input of the low level on the SSn pin to the start of the external clock input.

- Provide an external clock signal to the master the same as the data length for transfer
- Control the input on the SSn pin before the start and after the end of data transfer
- When the input level on the SSn pin is to be changed from low to high while a character is being transferred, set the TE and RE bits in the SCR register to 0 and, after restoring the settings, restart transfer of the first byte

25.14.11 Notes on Transmit Enable Bit (SCR.TE)

In initial register value, when SCR.TE = 0, the state of the TXDn pin is high impedance. The TXDn line should not be high impedance by the following one of ways.

- 1. The pull-up resistance is connected to the TXDn line.
- 2. Before setting the SCR.TE bit to 0, the function of the pin should be changed to a general-purpose output port. After that, set the SCR.TE bit to 1, and then change the function of the pin to TXDn.
- 3. In asynchronous mode, set SPTR and decided level of TXDn pin during SCR.TE = 0.

In the Simple SPI mode slave operation, the MISOn pin operates in the same way as the above TXDn pin. The MISOn pin, the same as TXDn pin, should not be high impedance by the above list number 1 or list number 2.

25.14.12 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode

One clock cycle of PCLK is required for the time from setting the SCR.RE bit to 0 to stopping the RTS signal generator in asynchronous mode.

When reading the RDR (or RDRL) register after setting the SCR.RE bit to 0, confirm that the RE bit has been set to 0 before reading the RDR (or RDRL) register to prevent these two processes from being performed consecutively.



26. I²C Bus Interface (IIC)

26.1 Overview

The I²C bus interface (IIC) has 2 channels. The IIC module conforms with and provides a subset of the NXP I²C (Inter-Integrated Circuit) bus interface functions.

Table 26.1 lists the IIC specifications, Figure 26.1 shows a block diagram, and Figure 26.2 shows an example of I/O pin connections to external circuits, with an I²C bus configuration. Table 26.2 lists the I/O pins.

Parameter	Specifications
Communications format	 I²C-bus format or SMBus format Master or slave mode selectable Automatic securing of the setup times, hold times, and bus-free times for the transfer rate
Transfer rate	Fast-mode supported, up to 400 kbps
SCL clock	For master operation, the duty cycle of the SCL clock is selectable in the range from 4% to 96%
Issuing and detecting conditions	 Start, restart, and stop conditions are automatically generated Start conditions (including restart conditions) and stop conditions are detectable
Slave address	 Configurable for up to three different slave addresses 7- and 10-bit address formats supported, including simultaneous use General call addresses, device ID addresses, and SMBus host addresses detectable
Acknowledgment	 For transmission, automatic loading of the acknowledge bit Transfer of the next transmit data can be automatically suspended on detection of a not- acknowledge bit. For reception, automatic transmission of the acknowledge bit If a wait between the 8th and 9th clock cycles is selected, the software can control the value in the acknowledge field in response to the received value.
Wait function	 During reception, the following wait periods are available by holding the SCL clock low: Waiting between the eighth and ninth clock cycles Waiting between the ninth clock cycle and the 1st clock cycle of the next transfer
SDA output delay function	Output timing of transmitted data, including the acknowledge bit, can be delayed
Arbitration	 For multi-master operation: SCL clock synchronization is possible when conflict occurs with the SCL signal from another master When issuing the start condition creates conflict on the bus, loss of arbitration is detected by testing for a mismatch between the internal signal for the SDA line and the level on the SDA line In master operation, loss of arbitration is detected by testing for non-matching between the signal on the SDA line and the internal signal for the SDA line Loss of arbitration because the start condition occurs while the bus is busy is detectable, to prevent the issuing of double start conditions Loss of arbitration is detectable on transfer of a not-acknowledge bit because the internal signal for the SDA line and the level on the SDA line do not match Loss of arbitration because a mismatch of internal and line levels for data is detectable in slave transmission
Timeout function	Internal detection of long-interval stops of the SCL clock
Noise cancellation	 Digital noise filters for both the SCL and SDA signals Programmable window for noise cancellation by the filters
Interrupt sources	 Transfer error or event occurrence (arbitration-lost, NACK, timeout, start or restart condition, or stop condition) Receive data full, including matching with a slave address Transmit data empty, including matching with a slave address Transmit end
Module-stop function	Module-stop state can be set
IIC operating modes	 Master transmit Master receive Slave transmit Slave receive

Table 26.1IIC specifications (1 of 2)



Table 26.1	IIC specifications	(2 of 2)
------------	---------------------------	----------

Parameter	Specifications	
Event link function (output)	 Transfer error or event occurrence (arbitration-lost, NACK, timeout, start or restart condition, or stop condition) Receive data full, including matching with a slave address Transmit data empty, including matching with a slave address Transmit end 	
Wakeup function ^{*1}	CPU can return from Software Standby mode using a wakeup event	

Note 1. This function is only available for IIC channel IIC0. IIC1 is not supported.



Figure 26.1 IIC block diagram





The input level of the signals for IIC is CMOS when I^2C bus is selected (ICMR3.SMBS = 0), or TTL when SMBus is selected (ICMR3.SMBS = 1).

Table 26.2 IIC I/O pins

Channel	Pin name	I/O	Function
llCn	SCLn	I/O	IICn serial clock I/O pin
	SDAn	I/O	IICn serial data I/O pin

```
Note:
        n = 0, 1
```

26.2 **Register Descriptions**

26.2.1 ICCR1 : I²C Bus Control Register 1

```
Base address: IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)
Offset address: 0x00
    Bit position:
                  7
                          6
                                  5
                                          4
                                                  3
                                                          2
                                                                  1
                        IICRS
       Bit field:
                 ICE
                                 CLO
                                        SOWP
                                                SCLO
                                                        SDAO
                                                                 SCLI
                                                                         SDAI
                          Т
```

0 1 Value after reset: 0 0 1 1 1

Bit	Symbol	Function	R/W
0	SDAI	SDA Line Monitor	R
		0: SDAn line is low	
		1: SDAn line is high	

0

1



Bit	Symbol	Function	R/W
1	SCLI	SCL Line Monitor	R
		0: SCLn line is low 1: SCLn line is high	
2	SDAO	SDA Output Control/Monitor	R/W
		 0: Read: IIC drives SDAn pin low Write: IIC drives SDAn pin low 1: Read: IIC releases SDAn pin Write: IIC releases SDAn pin 	
3	SCLO	SCL Output Control/Monitor Use an external pull-up resistor to drive the signal high.	R/W
		 Read: IIC drives SCLn pin low Write: IIC drives SCLn pin low Read: IIC releases SCLn pin Write: IIC releases SCLn pin 	
4	SOWP	SCLO/SDAO Write Protect This bit is read as 1.	W
		0: Write enable SCLO and SDAO bits1: Write protect SCLO and SDAO bits	
5	CLO	Extra SCL Clock Cycle Output This bit clears automatically after 1 clock cycle is output.	R/W
		0: Do not output extra SCL clock cycle (default)1: Output extra SCL clock cycle	
6	IICRST	I ² C Bus Interface Internal Reset This setting clears the bit counter and the SCLn/SDAn output latch.	R/W
		 Release IIC reset or internal reset Initiate IIC reset or internal reset 	
7	ICE	I ² C Bus Interface Enable Used in combination with the IICRST bit to select either IIC or internal reset.	R/W
		0: Disable (SCLn and SDAn pins in inactive state)1: Enable (SCLn and SDAn pins in active state)	

SDAO bit (SDA Output Control/Monitor) and SCLO bit (SCL Output Control/Monitor)

The SDAO and SCLO bits directly control the SDAn and SCLn signals output from the IIC. When writing to these bits, also write 0 to the SOWP bit. Setting these bits results in input to the IIC by the input buffer. When slave mode is selected, a start condition might be detected and the bus might be released, depending on the bit settings.

Do not rewrite these bits during a start condition, stop condition, restart condition, transmission, or reception. Operation after rewriting under these conditions is not guaranteed. When reading these bits, the state of signals output from the IIC can be read.

CLO bit (Extra SCL Clock Cycle Output)

The CLO bit allows output of an extra SCL clock cycle for debugging or error processing. Normally, set this bit to 0. Setting the bit to 1 in a normal communication state causes a communication error. For details on this function, see section 26.12.2. Extra SCL Clock Cycle Output Function.

IICRST bit (I²C Bus Interface Internal Reset)

The IICRST bit initiates an internal state reset of the IIC. Setting this bit to 1 initiates an IIC reset or internal reset. Whether an IIC reset or internal reset is initiated is determined by the settings of this bit in combination with the ICE bit. Table 26.3 lists the IIC resets.

The IIC reset initializes all registers except ICCR1.ICE and ICCR1.IICRST bits and internal states of the IIC. In addition to the internal states of the IIC, the internal reset initializes the following:

- Bit counter (ICMR1.BC[2:0] bits)
- I²C Bus Shift Register (ICDRS)
- I²C Bus Status Registers (ICSR1 and ICSR2)
- SDAO and SCLO Output Control/Monitor (ICCR1.SDAO and ICCR1.SCLO bits)



• I²C Bus Control Register 2 (except ICCR2.BBSY bit)

For the reset conditions for each register, see section 26.15. State of Registers When Issuing Each Condition.

An internal reset initiated with the IICRST bit set to 1 during operation (with the ICE bit set to 1) resets the internal states of the IIC without initializing the port settings and the control and setting registers of the IIC. If the IIC hangs in a low-level output state, resetting the internal states cancels the low-level output state and releases the bus with the SCLn pin and SDAn pin at high impedance.

Note: If an internal reset is initiated using the IICRST bit for a bus hang-up that occurs during communication with the master device in slave mode, the slave and master devices might enter different states, because the bit counter information differs. For this reason, do not initiate an internal reset in slave mode. Initiate recovery processing from the master device. If an internal reset is required because the IIC hangs with the SCLn line in a low-level output state in slave mode, initiate an internal reset, then issue a restart condition from the master device, or issue a stop condition and resume communication from the start condition. If communication is restarted by initiating a reset solely in the slave device without issuing a start or restart condition from the master device, synchronization is lost because the master and slave devices operate asynchronously.

Table 26.3 IIC resets

IICRST	ICE	State	Specifications
1	0	IIC reset	Resets all registers except ICCR1.IICRST and ICCR1.ICE bits, and the internal states of the IIC
	1	Internal reset	 Reset the following: ICMR1.BC[2:0] bits ICSR1, ICSR2, ICDRS registers SDAO and SCLO Output Control/Monitor (ICCR1.SDAO and ICCR1.SCLO bits) I²C Bus Control Register 2 (except ICCR2.BBSY bit) Internal states of the IIC

ICE bit (I²C Bus Interface Enable)

The ICE bit selects the active or inactive state of the SCLn and SDAn pins. It can also be combined with the IICRST bit to initiate two types of resets. See Table 26.3 for the reset descriptions.

Set the ICE bit to 1 when using the IIC. The SCLn and SDAn pins are placed in the active state when the ICE bit is set to 1. Set the ICE bit to 0 when the IIC is not used. The SCLn and SDAn pins are placed in the inactive state when the ICE bit is set to 0. Do not assign the SCLn or SDAn pin to the IIC when setting up the pin function control. Slave address comparison is performed if the pins are assigned to the IIC.

26.2.2 ICCR2 : I²C Bus Control Register 2

Base address:	IICn = 0	x4005_3	000 + 0x	:0100 × r	n (n = 0, 1	1)		
Offset address:	0x01							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	BBSY	MST	TRS	_	SP	RS	ST	_

n

0

0

٥

٥

0

0

Bit	Symbol	Function	R/W
0	—	This bit is read as 0. The write value should be 0.	R/W
1	ST	Start Condition Issuance Request 0: Do not issue a start condition request 1: Issue a start condition request	R/W
2	RS	Restart Condition Issuance Request 0: Do not issue a restart condition request 1: Issue a restart condition request	R/W

Value after reset.



Bit	Symbol	Function	R/W
3	SP	Stop Condition Issuance Request0: Do not issue a stop condition request1: Issue a stop condition request	R/W
4	—	This bit is read as 0. The write value should be 0.	R/W
5	TRS	Transmit/Receive Mode 0: Receive mode 1: Transmit mode	R/W ^{*1}
6	MST	Master/Slave Mode 0: Slave mode 1: Master mode	R/W ^{*1}
7	BBSY	Bus Busy Detection Flag 0: I ² C bus released (bus free state) 1: I ² C bus occupied (bus busy state)	R

Note 1. The MST and TRS bits can be written to when the ICMR1.MTWP bit is set to 1.

ST bit (Start Condition Issuance Request)

The ST bit requests transition to master mode and triggers a start condition. When this bit is set to 1, a start condition is issued when the BBSY flag is set to 0 (bus free state). For details on this function, see section 26.11. Start, Restart, and Stop Condition Issuing Function.

[Setting condition]

• When 1 is written to the ST bit.

[Clearing conditions]

- When 0 is written to the ST bit
- When a start condition is issued (a start condition is detected)
- When the AL (arbitration-lost) flag in ICSR2 is set to 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.
- Note: Only set the ST bit to 1 (start condition request) when the BBSY flag is set to 0 (bus free state). Arbitration might be lost if the ST bit is set to 1 (start condition request) when the BBSY flag is 1 (bus busy state).

RS bit (Restart Condition Issuance Request)

The RS bit requests that a restart condition be issued in master mode. When this bit is set to 1 to request a restart condition, a restart condition is issued when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode). For details on this function, see section 26.11. Start, Restart, and Stop Condition Issuing Function.

[Setting condition]

• When 1 is written to the RS bit with the BBSY flag in ICCR2 set to 1.

[Clearing conditions]

- When 0 is written to the RS bit
- When a restart condition is issued (a start condition is detected)
- When the AL (arbitration-lost) flag in ICSR2 is set to 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

Note: Do not set the RS bit to 1 while issuing a stop condition.

Note: If 1 (restart condition request) is written to the RS bit in slave mode, the restart condition is not issued, but the RS bit remains set to 1. If the operating mode changes to master mode without the bit being cleared, a restart condition might be issued.



SP bit (Stop Condition Issuance Request)

The SP bit requests that a stop condition be issued in master mode. When this bit is set to 1, a stop condition is issued when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode). For details on this function, see section 26.11. Start, Restart, and Stop Condition Issuing Function.

[Setting condition]

• When 1 is written to the SP bit with both the BBSY flag and the MST bit in ICCR2 set to 1.

[Clearing conditions]

- When 0 is written to the SP bit
- When a stop condition is issued (a stop condition is detected)
- When the AL (arbitration-lost) flag in ICSR2 is set to 1
- When a start condition and a restart condition are detected
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

Note:Writing to the SP bit is not possible while the BBSY flag is 0 (bus free state).Note:Do not set the SP bit to 1 while a restart condition is being issued.

TRS bit (Transmit/Receive Mode)

The TRS bit indicates transmit or receive mode. The IIC is in receive mode when the TRS bit is 0 and in transmit mode when the bit is 1. The combination of this bit and the MST bit indicates the IIC operating mode.

The value of the TRS bit automatically changes to 1 for transmit mode or 0 for receive mode when a start condition is issued or detected and the R/W# bit is set. Although writing to the TRS bit is possible when the MTWP bit in ICMR1 is set to 1, writing to this bit is not required during normal usage.

[Setting conditions]

- When a start condition is issued normally because of a start condition request (when a start condition is detected with the ST bit set to 1)
- When a restart condition is issued normally because of a restart condition request (when a restart condition is detected with the RS bit set to 1)
- When the R/W# bit appended to the slave address is set to 0 in master mode
- When the address received in slave mode matches the address enabled in ICSER, with the R/W# bit set to 1
- When 1 is written to the TRS bit with the MTWP bit in ICMR1 set to 1.

[Clearing conditions]

- When a stop condition is detected
- When the AL (arbitration-lost) flag in ICSR2 is set to 1
- When the R/W# bit appended to the slave address is set to 1 in master mode
- In slave mode, on a match between the received address and the address enabled in ICSER when the value of the received R/W# bit is 0, including when the received address is the general call address
- In slave mode, when a restart condition is detected (a restart condition is detected with ICCR2.BBSY = 1 and ICCR2.MST = 0)
- When 0 is written to the TRS bit with the MTWP bit in ICMR1 set to 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

MST bit (Master/Slave Mode)

The MST bit indicates master or slave mode. The IIC is in slave mode when the MST bit is 0 and is in master mode when the bit is 1. The combination of this bit and the TRS bit indicates the IIC operating mode.

The value of the MST bit automatically changes to 1 for master mode or 0 for slave mode when a start condition is issued or a stop condition is issued or detected. Although writing to the MST bit is possible when the MTWP bit in ICMR1 is set to 1, writing to this bit is not required during normal usage.



[Setting conditions]

- When a start condition is issued normally because of a start condition request (when a start condition is detected with the ST bit set to 1)
- When 1 is written to the MST bit with the MTWP bit in ICMR1 set to 1.

[Clearing conditions]

- When a stop condition is detected
- When the AL (arbitration-lost) flag in ICSR2 is set to 1
- When 0 is written to the MST bit with the MTWP bit in ICMR1 set to 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

BBSY flag (Bus Busy Detection Flag)

The BBSY flag indicates whether the I^2C bus is occupied (bus busy state) or released (bus free state). The flag is set to 1 when the SDAn line changes from high to low when the SCLn line is high, assuming that a start condition was issued. The flag is set to 0 if a start condition is not detected for the bus free time (ICBRL setting), assuming that a stop condition was issued.

[Setting condition]

• When a start condition is detected.

[Clearing conditions]

• When a start condition is not detected for the bus free time (ICBRL setting) after detecting a stop condition

0

0

• When 1 is written to the IICRST bit in ICCR1 with the ICE bit in ICCR1 set to 0 (IIC reset).

26.2.3 ICMR1 : I²C Bus Mode Register 1



Bit field:	MTWP		CKS[2:0]		BCWP	
Value after reset:	0	0	0	0	1	0

Bit	Symbol	Function	R/W
2:0	BC[2:0]	Bit Counter	R/W ^{*1}
		0 0 0: 9 bits	
		0 1 0: 3 bits	
		0 1 1: 4 bits	
		1 0 0: 5 bits	
		1 1 0: 7 bits	
		1 1 1: 8 bits	
3	BCWP	BC Write Protect	W ^{*1}
		0. Write enable BC[2:0] hits	
		1: Write protect BC[2:0] bits	
6:4	CKS[2:0]	Internal Reference Clock Select	R/W
		Select the internal reference clock source (IIC φ) for the IIC.	
7	MTWP	MST/TRS Write Protect	R/W
		0: Write protect MST and TRS bits in ICCR2	
		1: Write enable MST and TRS bits in ICCR2	

Note 1. Rewrite the BC[2:0] bits and set the BCWP bit to 0 at the same time.



BC[2:0] bits (Bit Counter)

The BC[2:0] bits function as a counter indicating the number of bits remaining to be transferred on detection of a rising edge on the SCLn line. Although BC[2:0] are read/write bits, it is not required to access these bits under normal conditions.

To write to these bits, specify the number of bits to be transferred plus one, for an additional acknowledge bit, between transferred frames when the SCLn line is at a low level. The value in the BC[2:0] bits returns to 000b at the end of a data transfer, including the acknowledge bit, or when a start or restart condition is detected.

26.2.4 ICMR2 : I²C Bus Mode Register 2

Base address: IICn = 0x4005 3000 + 0x0100 × n (n = 0, 1) Offset address: 0x03 Bit position: 7 6 5 4 3 2 1 0 TMOL Bit field: DLCS SDDL[2:0] тмон TMOS Value after reset: 0 0 0 0 0 1 1 0

Bit	Symbol	Function	R/W
0	TMOS	Timeout Detection Time Select 0: Select long mode 1: Select short mode	R/W
1	TMOL	Timeout L Count Control 0: Disable count while SCLn line is low 1: Enable count while SCLn line is low	R/W
2	ТМОН	Timeout H Count Control 0: Disable count while SCLn line is high 1: Enable count while SCLn line is high	R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
6:4	SDDL[2:0]	SDA Output Delay Counter 0 0 0: No output delay 0 0 1: 1 IIC ϕ cycle (When ICMR2.DLCS = 0 (IIC ϕ)) 1 or 2 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 0 1 0: 2 IIC ϕ cycles (When ICMR2.DLCS = 0 (IIC ϕ)) 3 or 4 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 0 1 1: 3 IIC ϕ cycles (When ICMR2.DLCS = 0 (IIC ϕ)) 5 or 6 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 0 0: 4 IIC ϕ cycles (When ICMR2.DLCS = 0 (IIC ϕ)) 7 or 8 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 0 1: 5 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 0 1: 5 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 1 0: 6 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 1 0: 7 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 1 0: 6 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 1 1: 7 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2)) 1 3 or 14 IIC ϕ cycles (When ICMR2.DLCS = 1 (IIC ϕ /2))	R/W
7	DLCS	 SDA Output Delay Clock Source Select 0: Select internal reference clock (IICφ) as the clock source for SDA output delay counter 1: Select internal reference clock divided by 2 (IICφ/2) as the clock source for SDA output delay counter^{*1} 	R/W

Note 1. The setting DLCS = 1 (IIC ϕ /2) is only valid when SCL is low. When SCL is high, the DLCS = 1 setting becomes invalid and the clock source becomes the internal reference clock (IIC ϕ).

TMOS bit (Timeout Detection Time Select)

The TMOS bit selects long or short mode for the timeout detection time when the timeout function is enabled (ICFER.TMOE = 1). When this bit is set to 0, long mode is selected. When it is set to 1, short mode is selected. In long mode, the timeout detection internal counter functions as a 16 bit-counter. In short mode, the counter functions as a 14- bit counter. While the SCLn line is in the state that enables this counter as specified in the TMOH and TMOL bits, the counter counts up in synchronization with the internal reference clock (IIC ϕ) as a count source. For details on this function, see section 26.12.1. Timeout Function.



TMOL bit (Timeout L Count Control)

The TMOL bit enables or disables up-counting on the internal counter of the timeout function while the SCLn line is held low and the timeout function is enabled (ICFER.TMOE = 1).

TMOH bit (Timeout H Count Control)

The TMOH bit enables or disables up-counting on the internal counter of the timeout function while the SCLn line is held high and the timeout function is enabled (ICFER.TMOE = 1).

SDDL[2:0] bits (SDA Output Delay Counter)

The SDDL[2:0] bits can be used to delay the SDA output. This counter works with the clock source selected in the DLCS bit. This setting can be used for all types of SDA output, including transmission of the acknowledge bit.

Set the SDA output delay to meet the I^2C bus standard for the data enable time/acknowledge enable time, *1 or the SMBus standard, within [data hold time (300 ns or more + the SCL clock low-level period) - the data setup time (250 ns)]. If a value outside the standard is set, communication between devices might malfunction or falsely indicate a start or stop condition, depending on the bus state.

For details on this function, see section 26.5. SDA Output Delay Function.

Note 1. Data enable time/acknowledge enable time.

Base address: IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)

3,450 ns for up to 100 kbps: Standard mode (Sm)

900 ns for up to 400 kbps: Fast mode (Fm)

26.2.5 ICMR3 : I²C Bus Mode Register 3

Offset address:	0x04							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	SMBS	WAIT	RDRF S	ACKW P	ACKB T	ACKB R	NF[1:0]	
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	NF[1:0]	Noise Filter Stage Select	R/W
		 0 0: Filter out noise of up to 1 IICφ cycle (single-stage filter) 0 1: Filter out noise of up to 2 IICφ cycles (2-stage filter) 1 0: Filter out noise of up to 3 IICφ cycles (3-stage filter) 1 1: Filter out noise of up to 4 IICφ cycles (4-stage filter) 	
2	ACKBR	Receive Acknowledge	R
		0: 0 received as the acknowledge bit (ACK reception)1: 1 received as the acknowledge bit (NACK reception)	
3	ACKBT	Transmit Acknowledge	R/W ^{*1}
		0: Send 0 as the acknowledge bit (ACK transmission)1: Send 1 as the acknowledge bit (NACK transmission)	
4	ACKWP	ACKBT Write Protect	R/W
		0: Write protect ACKBT bit1: Write enable ACKBT bit	
5	RDRFS	RDRF Flag Set Timing Select Low-hold is released by writing to ACKBT.	R/W*2
		 Set the RDRF flag on the rising edge of the 9th SCL clock cycle. The SCLn line is not held low on the falling edge of the 8th clock cycle. Set the RDRF flag on the rising edge of the 8th SCL clock cycle. The SCLn line is held low on the falling edge of the 8th clock cycle. 	
6	WAIT	Low-hold is released by reading ICDRR.	R/W*2
		 0: No wait (The SCLn line is not held low during the period between the 9th clock cycle and the 1st clock cycle.) 1: Wait (The SCLn line is held low during the period between the 9th clock cycle and the 1st clock cycle.) 	


Bit	Symbol	Function	R/W
7	SMBS	SMBus/I ² C Bus Select	R/W
		0: Select I ² C Bus 1: Select SMBus	

Note 1. Write to the ACKBT bit only while the ACKWP bit is already 1. If the application writes 1 to the ACKWP and ACKBT bits at the same time, the ACKBT bit is not set to 1.

Note 2. The WAIT and RDRFS bits are only valid in receive mode (invalid in transmit mode).

NF[1:0] bits (Noise Filter Stage Select)

The NF[1:0] bits select the number of stages in the digital noise filter. For details on this function, see section 26.6. Digital Noise Filter Circuits

Note: Set the noise range to be filtered within a range less than the SCLn line high- or low-level period. If the noise range is set to a value of [SCL clock width: high- or low-level period, whichever is shorter] - [1.5 internal reference clock (IICφ) cycles + analog noise filter: 120 ns (reference values)] or more, the SCL clock is regarded as noise, which might prevent the IIC from operating normally.

ACKBR bit (Receive Acknowledge)

The ACKBR bit stores the acknowledge bit information received from the receive device in transmit mode.

[Setting condition]

• When 1 is received as the acknowledge bit with the TRS bit in ICCR2 set to 1.

[Clearing conditions]

- When 0 is received as the acknowledge bit with the TRS bit in ICCR2 set to 1
- When 1 is written to the IICRST bit in ICCR1 while the ICE bit in ICCR1 is 0 (IIC reset).

ACKBT bit (Transmit Acknowledge)

The ACKBT bit sets the acknowledge bit to be sent in receive mode

[Setting condition]

• When 1 is written to this bit with the ACKWP bit set to 1.

[Clearing conditions]

- When 0 is written to this bit with the ACKWP bit set to 1
- When stop condition request is detected with the SP bit in ICCR2 set to 1
- When 1 is written to the IICRST bit in ICCR1 while the ICE bit in ICCR1 is 0 (IIC reset).

ACKWP bit (ACKBT Write Protect)

The ACKWP bit controls write enabling of the ACKBT bit.

RDRFS bit (RDRF Flag Set Timing Select)

The RDRFS bit selects the RDRF flag set timing in receive mode and also selects whether to hold the SCLn line low on the falling edge of the 8th SCL clock cycle.

When the RDRFS bit is 0, the SCLn line is not held low on the falling edge of the 8th SCL clock cycle, and the RDRF flag is set to 1 on the rising edge of the 9th SCL clock cycle.

When the RDRFS bit is 1, the RDRF flag is set to 1 on the rising edge of the 8th SCL clock cycle, and the SCLn line is held low on the falling edge of the 8th SCL clock cycle. The low-hold of the SCLn line is released by a write to the ACKBT bit.

After data is received with this setting, the SCLn line is automatically held low before the acknowledge bit is sent. This enables processing to send ACK (ACKBT = 0) or NACK (ACKBT = 1), based on the receive data.

WAIT bit (WAIT)

The WAIT bit controls whether to force a low-hold between the ninth SCL clock cycle and the first SCL clock cycle, until the receive data buffer (ICDRR) is completely read each time single-byte data is received in receive mode.



When the WAIT bit is 0, the receive operation continues without a low-hold between the ninth and the first SCL clock cycle. When both the RDRFS and WAIT bits are 0, continuous receive operation is enabled with the double buffer.

When the WAIT bit is 1, the SCLn line is held low from the falling edge of the ninth clock cycle until the ICDRR value is read each time single-byte data is received. This enables receive operation in byte units.

Note: When the value of the WAIT bit is to be read, always read ICDRR first.

SMBS bit (SMBus/I²C Bus Select)

Setting the SMBS bit to 1 selects the SMBus and enables the HOAE bit in ICSER.

26.2.6 ICFER : I²C Bus Function Enable Register

Base address:	IICn = 0	ICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)								
Offset address:	0x05									
Bit position:	7	6	5	4	3	2	1	0		
Bit field:	_	SCLE	NFE	NACK E	SALE	NALE	MALE	TMOE		
Value after reset:	0	1	1	1	0	0	1	0		

Bit	Symbol	Function	R/W
0	TMOE	Timeout Function Enable 0: Disable 1: Enable	R/W
1	MALE	 Master Arbitration-Lost Detection Enable 0: Disable the arbitration-lost detection function and disable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost 1: Enable the arbitration-lost detection function and enable automatic clearing of the MST and TRS bits in ICCR2 when arbitration is lost 	R/W
2	NALE	NACK Transmission Arbitration-Lost Detection Enable 0: Disable 1: Enable	R/W
3	SALE	Slave Arbitration-Lost Detection Enable 0: Disable 1: Enable	R/W
4	NACKE	 NACK Reception Transfer Suspension Enable 0: Do not suspend transfer operation during NACK reception (disable transfer suspension) 1: Suspend transfer operation during NACK reception (enable transfer suspension) 	R/W
5	NFE	Digital Noise Filter Circuit Enable 0: Do not use the digital noise filter circuit 1: Use the digital noise filter circuit	R/W
6	SCLE	SCL Synchronous Circuit Enable 0: Do not use the SCL synchronous circuit 1: Use the SCL synchronous circuit	R/W
7	—	This bit is read as 0. The write value should be 0.	R/W

TMOE bit (Timeout Function Enable)

The TMOE bit enables or disables the timeout function. For details on this function, see section 26.12.1. Timeout Function.

MALE bit (Master Arbitration-Lost Detection Enable)

The MALE bit specifies whether to use the arbitration-lost detection function in master mode. Normally, set this bit to 1.



NALE bit (NACK Transmission Arbitration-Lost Detection Enable)

The NALE bit specifies whether to cause arbitration to be lost when ACK is detected during transmission of NACK in receive mode, for example when slaves with the same address exist on the bus or when two or more masters select the same slave device simultaneously with a different number of receive bytes.

SALE bit (Slave Arbitration-Lost Detection Enable)

The SALE bit specifies whether to cause arbitration to be lost when a value different from the value being transmitted is detected on the bus in slave transmit mode, for example when slaves with the same address exist on the bus or when a mismatch with the transmit data occurs because of noise.

NACKE bit (NACK Reception Transfer Suspension Enable)

The NACKE bit specifies whether to continue or discontinue the transfer operation when NACK is received in transmit mode. Normally, set this bit to 1.

When NACK is received with the NACKE bit set to 1, the next transfer operation is suspended. When the NACKE bit is 0, the next transfer operation continues regardless of the received acknowledge content.

For details, see section 26.9.2. NACK Reception Transfer Suspension Function.

SCLE bit (SCL Synchronous Circuit Enable)

The SCLE bit specifies whether to synchronize the SCL clock with the SCL input clock. Normally, set this bit to 1.

When the SCLE bit is set to 0 (no SCL synchronous circuit used), the IIC does not synchronize the SCL clock with the SCL input clock. With this setting, the IIC outputs the SCL clock at the transfer rate set in ICBRH and ICBRL, regardless of the SCLn line state. For this reason, if the bus load of the I^2C bus line is much larger than the specification value, or if the SCL clock output overlaps in multiple masters, a short-cycle SCL clock that does not meet the specification might be output. When no SCL synchronous circuit is used, it also affects the issuing of the start, restart, and stop conditions, and the continuous output of extra SCL clock cycles.

Do not set this bit to 0 except when checking the output of the set transfer rate.

26.2.7 ICSER : I²C Bus Status Enable Register

Base address:	IICn = 0	ICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)								
Offset address:	0x06									
Bit position:	7	6	5	4	3	2	1	0		
Bit field:	HOAE		DIDE		GCAE	SAR2 E	SAR1 E	SAR0 E		
Value after reset:	0	0	0	0	1	0	0	1		

Bit	Symbol	Function	R/W
0	SAR0E	Slave Address Register 0 Enable 0: Disable slave address in SARL0 and SARU0 1: Enable slave address in SARL0 and SARU0	R/W
1	SAR1E	Slave Address Register 1 Enable 0: Disable slave address in SARL1 and SARU1 1: Enable slave address in SARL1 and SARU1	R/W
2	SAR2E	Slave Address Register 2 Enable 0: Disable slave address in SARL2 and SARU2 1: Enable slave address in SARL2 and SARU2	R/W
3	GCAE	General Call Address Enable 0: Disable general call address detection 1: Enable general call address detection	R/W
4	—	This bit is read as 0. The write value should be 0.	R/W
5	DIDE	Device-ID Address Detection Enable 0: Disable device-ID address detection 1: Enable device-ID address detection	R/W



Bit	Symbol	Function	R/W
6	—	This bit is read as 0. The write value should be 0.	R/W
7	HOAE	Host Address Enable 0: Disable host address detection 1: Enable host address detection	R/W

SARyE bit (Slave Address Register y Enable) (y = 0 to 2)

The SARyE bit enables or disables the received slave address and the slave address set in SARLy and SARUy.

When this bit is set to 1, the slave address set in SARLy and SARUy is enabled and is compared with the received slave address. When this bit is set to 0, the slave address set in SARLy and SARUy is disabled and is ignored even if it matches the received slave address.

GCAE bit (General Call Address Enable)

The GCAE bit specifies whether to ignore the general call address (0000 000b + 0 [W]: All 0) when it is received.

When this bit is set to 1, if the received slave address matches the general call address, the IIC recognizes the received slave address as the general call address independently of the slave addresses set in SARLy and SARUy (y = 0 to 2) and performs the data receive operation. When this bit is set to 0, the received slave address is ignored even if it matches the general call address.

DIDE bit (Device-ID Address Detection Enable)

The DIDE bit specifies whether to recognize and execute the device-ID address when a device ID (1111 100b) is received in the first frame after a start or restart condition is detected.

When this bit is set to 1, if the received first frame matches the device ID, the IIC recognizes that the device-ID address was received. When the next R/W# bit is 0 (W), the IIC recognizes the second and the subsequent frames as slave addresses and continues the receive operation. When this bit is set to 0, the IIC ignores the received first frame even if it matches the device-ID address, and it recognizes the first frame as a normal slave address.

For details on this function, see section 26.7.3. Device-ID Address Detection.

HOAE bit (Host Address Enable)

The HOAE bit specifies whether to ignore the received host address (0001 000b) when the SMBS bit in ICMR3 is 1.

When this bit is set to 1 while the SMBS bit in ICMR3 is 1, if the received slave address matches the host address, the IIC recognizes the received slave address as the host address independently of the slave addresses set in SARLy and SARUy (y = 0 to 2) and performs the receive operation.

When the SMBS bit in ICMR3 or the HOAE bit is set to 0, the received slave address is ignored even if it matches the host address.

26.2.8 ICIER : I²C Bus Interrupt Enable Register

Base address:	IICn = 0	ICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)							
Offset address:	0x07								
Bit position:	7	6	5	4	3	2	1	0	
Bit field:	TIE	TEIE	RIE	NAKIE	SPIE	STIE	ALIE	TMOIE	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	TMOIE	Timeout Interrupt Request Enable	R/W
		0: Disable timeout interrupt (TMOI) request	
		1: Enable timeout interrupt (TMOI) request	
1	ALIE	Arbitration-Lost Interrupt Request Enable	R/W
		0: Disable arbitration-lost interrupt (ALI) request	
		1: Enable arbitration-lost interrupt (ALI) request	



Bit	Symbol	Function	R/W
2	STIE	 Start Condition Detection Interrupt Request Enable 0: Disable start condition detection interrupt (STI) request 1: Enable start condition detection interrupt (STI) request 	R/W
3	SPIE	 Stop Condition Detection Interrupt Request Enable 0: Disable stop condition detection interrupt (SPI) request 1: Enable stop condition detection interrupt (SPI) request 	R/W
4	NAKIE	NACK Reception Interrupt Request Enable 0: Disable NACK reception interrupt (NAKI) request 1: Enable NACK reception interrupt (NAKI) request	R/W
5	RIE	Receive Data Full Interrupt Request Enable 0: Disable receive data full interrupt (IICn_RXI) request 1: Enable receive data full interrupt (IICn_RXI) request	R/W
6	TEIE	Transmit End Interrupt Request Enable 0: Disable transmit end interrupt (IICn_TEI) request 1: Enable transmit end interrupt (IICn_TEI) request	R/W
7	TIE	Transmit Data Empty Interrupt Request Enable 0: Disable transmit data empty interrupt (IICn_TXI) request 1: Enable transmit data empty interrupt (IICn_TXI) request	R/W

TMOIE bit (Timeout Interrupt Request Enable)

The TMOIE bit enables or disables timeout interrupt (TMOI) requests when the TMOF flag in ICSR2 is 1. To cancel a TMOI interrupt request, set the TMOF flag or the TMOIE bit to 0.

ALIE bit (Arbitration-Lost Interrupt Request Enable)

The ALIE bit enables or disables arbitration-lost interrupt (ALI) requests when the AL flag in ICSR2 is 1. To cancel an ALI interrupt request, set the AL flag or the ALIE bit to 0.

STIE bit (Start Condition Detection Interrupt Request Enable)

The STIE bit enables or disables start condition detection interrupt (STI) requests when the START flag in ICSR2 is 1. To cancel an STI interrupt request, set the START flag or the STIE bit to 0.

SPIE bit (Stop Condition Detection Interrupt Request Enable)

The SPIE bit enables or disables stop condition detection interrupt (SPI) requests when the STOP flag in ICSR2 is 1. To cancel an SPI interrupt request, set the STOP flag or the SPIE bit to 0.

NAKIE bit (NACK Reception Interrupt Request Enable)

The NAKIE bit enables or disables NACK reception interrupt (NAKI) requests when the NACKF flag in ICSR2 is 1. To cancel an NAKI interrupt request, set the NACKF flag or the NAKIE bit to 0.

RIE bit (Receive Data Full Interrupt Request Enable)

The RIE bit enables or disables receive data full interrupt (IICn_RXI) requests when the RDRF flag in ICSR2 is 1.

TEIE bit (Transmit End Interrupt Request Enable)

The TEIE bit enables or disables transmit end interrupt (IICn_TEI) requests when the TEND flag in ICSR2 is 1. To cancel an IICn_TEI interrupt request, set the TEND flag or the TEIE bit to 0.

TIE bit (Transmit Data Empty Interrupt Request Enable)

The TIE bit enables or disables transmit data empty interrupt (IICn_TXI) requests when the TDRE flag in ICSR2 is 1.



26.2.9 ICSR1 : I²C Bus Status Register 1

Base address: IICn = $0x4005_3000 + 0x0100 \times n (n = 0, 1)$ Offset address: 0x08

Bit position:	7	6	5	4	3	2	1	0
Bit field:	HOA	_	DID	_	GCA	AAS2	AAS1	AAS0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	AAS0	Slave Address 0 Detection Flag	R/(W) ^{*1}
		0: Slave address 0 not detected1: Slave address 0 detected	
1	AAS1	Slave Address 1 Detection Flag	R/(W) ^{*1}
		0: Slave address 1 not detected1: Slave address 1 detected	
2	AAS2	Slave Address 2 Detection Flag	R/(W)*1
		0: Slave address 2 not detected1: Slave address 2 detected	
3	GCA	General Call Address Detection Flag	R/(W) ^{*1}
		0: General call address not detected1: General call address detected	
4	—	This bit is read as 0. The write value should be 0.	R/W
5	DID	Device-ID Address Detection Flag This bit is set to 1 when the first frame received immediately after a start condition is detected matches a value of (device ID (1111 100b) + 0[W]).	R/(W) ^{*1}
		0: Device-ID command not detected1: Device-ID command detected	
6	_	This bit is read as 0. The write value should be 0.	R/W
7	HOA	Host Address Detection Flag This bit is set to 1 when the received slave address matches the host address (0001 000b). 0: Host address not detected 1: Host address detected	R/(W) ^{*1}

Note 1. Only 0 can be written to clear the flag.

AASy flag (Slave Address y Detection flag) (y = 0 to 2)

The AASy flag indicates whether slave address y was detected.

[Setting conditions]

For 7-bit address format (SARUy.FS = 0):

• When the received slave address matches the SVA[6:0] value in SARLy, with the SARyE bit in ICSER set to 1 (slave address y detection enabled).

The AASy flag is set to 1 on the rising edge of the ninth SCL clock cycle in the frame.

For 10-bit address format: (SARUy.FS = 1):

• When the received slave address matches a value of (11110b + SVA[1:0] in SARUy), and the subsequent address matches the SARLy value, with the SARyE bit in ICSER set to 1 (slave address y detection enabled). The AASy flag is set to 1 on the rising edge of the ninth SCL clock cycle in the frame.

[Clearing conditions]

- When 0 is written to the AASy flag after reading AASy = 1
- When a stop condition is detected
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

For 7-bit address format (SARUy.FS = 0):



• When the received slave address does not match the SVA[6:0] value in SARLy, with the SARyE bit in ICSER set to 1 (slave address y detection enabled).

The AASy flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.

For 10-bit address format (SARUy.FS = 1):

- When the received slave address does not match a value of (11110b + SVA[1:0] in SARUy), with the SARyE bit in ICSER set to 1 (slave address y detection enabled) The AASy flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.
 - The AASy flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.
- When the received slave address matches a value of (11110b + SVA[1:0] in SARUy), and the subsequent address does not match the SARLy value, with the SARyE bit in ICSER set to 1 (slave address y detection enabled). The AASy flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.

GCA flag (General Call Address Detection Flag)

The GCA flag indicates whether the general call address was detected.

[Setting condition]

When the received slave address matches the general call address (0000 000b + 0 [W]), with the GCAE bit in ICSER set to 1 (general call address detection enabled).
 The GCA flag is set to 1 on the rising edge of the ninth SCL clock cycle in the frame.

[Clearing conditions]

- When 0 is written to the GCA flag after reading GCA = 1
- When a stop condition is detected
- When the received slave address does not match the general call address (0000 000b + 0 [W]), with the GCAE bit in ICSER set to 1 (general call address detection enabled) The GCA flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

DID flag (Device-ID Address Detection Flag)

The DID flag indicates whether the device-ID address was detected.

[Setting condition]

• When the first frame received immediately after a start or restart condition is detected matches a value of (device ID (1111 100b) + 0 [W]), with the DIDE bit in ICSER set to 1 (device-ID address detection enabled). The DID flag is set to 1 on the rising edge of the ninth SCL clock cycle in the frame.

[Clearing conditions]

- When 0 is written to the DID flag after reading DID = 1
- When a stop condition is detected
- When the first frame received immediately after a start or restart condition is detected does not match a value of (device ID (1111 100b)), with the DIDE bit in ICSER set to 1 (device-ID address detection enabled) The DID flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.
- When the first frame received immediately after a start or restart condition is detected matches a value of (device ID (1111 100b) + 0 [W]), and the second frame does not match any slave address from 0 to 2, with the DIDE bit in ICSER set to 1 (device-ID address detection enabled) The DID flag is get to 0 on the right address of the pinth SCL clock avala in the frame.

The DID flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.

• When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

HOA flag (Host Address Detection Flag)

The HOA flag indicates whether the host address was detected.

[Setting condition]

• When the received slave address matches the host address (0001 000b), with the HOAE bit in ICSER set to 1 (host address detection enabled).



The HOA flag is set to 1 on the rising edge of the ninth SCL clock cycle in the frame.

[Clearing conditions]

- When 0 is written to the HOA flag after reading HOA = 1
- When a stop condition is detected
- When the received slave address does not match the host address (0001 000b), with the HOAE bit in ICSER set to 1 (host address detection enabled)

The HOA flag is set to 0 on the rising edge of the ninth SCL clock cycle in the frame.

• When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

26.2.10 ICSR2 : I²C Bus Status Register 2

```
Base address: IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)
Offset address: 0x09
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TDRE	TEND	RDRF	NACK F	STOP	START	AL	TMOF
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TMOF	Timeout Detection Flag	R/(W)*1
		0: Timeout not detected 1: Timeout detected	
1	AL	Arbitration-Lost Flag	R/(W)*1
		0: Arbitration not lost 1: Arbitration lost	
2	START	Start Condition Detection Flag	R/(W) ^{*1}
		0: Start condition not detected1: Start condition detected	
3	STOP	Stop Condition Detection Flag	R/(W)*1
		0: Stop condition not detected1: Stop condition detected	
4	NACKF	NACK Detection Flag	R/(W)*1
		0: NACK not detected 1: NACK detected	
5	RDRF	Receive Data Full Flag	R/(W)*1
		0: ICDRR contains no receive data 1: ICDRR contains receive data	
6	TEND	Transmit End Flag	R/(W) ^{*1}
		0: Data being transmitted1: Data transmit complete	
7	TDRE	Transmit Data Empty Flag	R
		0: ICDRT contains transmit data 1: ICDRT contains no transmit data	

Note 1. Only 0 can be written, to clear the flag.

TMOF flag (Timeout Detection Flag)

The TMOF flag is set to 1 when the IIC detects a timeout because the SCLn line state remains unchanged for the set period.

[Setting condition]

• When the SCLn line state remains unchanged for the period specified in the ICMR2.TMOH, TMOL, and TMOS bits while the ICFER.TMOE bit is 1 (timeout function enabled) in master or in slave mode and the received slave address matches.

[Clearing conditions]



- When 0 is written to the TMOF flag after reading TMOF = 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

AL flag (Arbitration-Lost Flag)

The AL flag indicates that bus mastership was lost in arbitration because of a bus conflict or some other reason when a start condition was issued or an address and data was transmitted. The IIC monitors the level on the SDAn line during transmission and, if the level on the line does not match the value of the bit being output, is set the value of the AL flag to 1 to indicate that the bus is occupied by another device.

The IIC can also set the AL flag to indicate the detection of arbitration loss during NACK transmission or during data transmission.

[Setting conditions]

When master arbitration-lost detection is enabled (ICFER.MALE = 1):

- When the internal SDA output state does not match the SDAn line level on the rising edge of the SCL clock except for the ACK period during data transmission in master transmit mode
- When a start condition is detected while the ST bit in ICCR2 is 1 (start condition requested) or the internal SDA output state does not match the SDAn line level
- When the ST bit in ICCR2 is 1 (start condition requested), with the BBSY flag in ICCR2 set to 1.

When NACK arbitration-lost detection is enabled (ICFER.NALE = 1):

• When the internal SDA output state does not match the SDAn line level on the rising edge of the SCL clock in the ACK period during NACK transmission in receive mode.

When slave arbitration-lost detection is enabled (ICFER.SALE = 1):

• When the internal SDA output state does not match the SDAn line level on the rising edge of the SCL clock, except for the ACK period during data transmission in slave transmit mode.

[Clearing conditions]

- When 0 is written to the AL flag after reading AL = 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

Table 26.4 Relationship between arbitration-lost generation sources and arbitration-lost enable functions

ICFER			ICSR2		
MALE	NALE	SALE	AL	Error	Arbitration-lost generation source
1	x	x	1	Start condition issuance error	When internal SDA output state does not match SDAn line level when a start condition is detected, while the ST bit in ICCR2 is 1
					When ST in ICCR2 is set to 1 while BBSY in ICCR2 is 1
			1	Transmit data mismatch	When transmit data (including slave address) does not match the bus state in master transmit mode
x	1	x	1	NACK transmission mismatch	When ACK is detected during transmission of NACK in master or slave receive mode
x	x	1	1	Transmit data mismatch	When transmit data does not match the bus state in slave transmit mode

x: Don't care

START flag (Start Condition Detection Flag)

The START flag indicates whether a start or restart condition was detected.

[Setting condition]

• When a start or restart condition is detected.



RA2L1 User's Manual

[Clearing conditions]

- When 0 is written to the START flag after reading START = 1
- When a stop condition is detected
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

STOP flag (Stop Condition Detection Flag)

The STOP flag indicates whether a stop condition was detected.

[Setting condition]

• When a stop condition is detected.

[Clearing conditions]

- When 0 is written to the STOP flag after reading STOP = 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

NACKF flag (NACK Detection Flag)

The NACKF flag indicates whether a NACK was detected.

[Setting condition]

• When acknowledge is not received (NACK received) from the receive device in transmit mode, with the NACKE bit in ICFER set to 1 (transfer suspension enabled).

[Clearing conditions]

- When 0 is written to the NACKF flag after reading NACKF = 1
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.
- Note: When the NACKF flag is set to 1, the IIC suspends data transmission and reception. Writing to ICDRT in transmit mode or reading from ICDRR in receive mode with the NACKF flag set to 1 does not enable data transmit or receive operation. To restart data transmission or reception, set the NACKF flag to 0.

RDRF flag (Receive Data Full Flag)

The RDRF flag indicates whether the ICDRR contains receive data.

[Setting conditions]

- When receive data is transferred from ICDRS to ICDRR The PDPE float is set to 1 on the mining along of the sighther mining SCL along
- The RDRF flag is set to 1 on the rising edge of the eighth or ninth SCL clock cycle (selected in the RDRFS bit in ICMR3).
- When the received slave address matches after a start or restart condition is detected with the TRS bit in ICCR2 set to 0.

[Clearing conditions]

- When 0 is written to the RDRF flag after reading RDRF = 1
- When data is read from ICDRR
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

TEND flag (Transmit End Flag)

The TEND flag indicates completion of transmission.

[Setting condition]

• On the rising edge of the ninth SCL clock cycle while the TDRE flag is 1.

[Clearing conditions]

- When 0 is written to the TEND flag after reading TEND = 1
- When data is written to ICDRT
- When a stop condition is detected



• When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.

TDRE flag (Transmit Data Empty Flag)

The TDRE flag indicates whether the ICDRT contains transmit data.

[Setting conditions]

- When data is transferred from ICDRT to ICDRS and ICDRT becomes empty
- When the TRS bit in ICCR2 is set to 1
- When the received slave address matches while the TRS bit is 1.

[Clearing conditions]

- When data is written to ICDRT
- When the TRS bit in ICCR2 is set to 0
- When 1 is written to the IICRST bit in ICCR1 to apply an IIC reset or an internal reset.
- Note: When the NACKF flag is set to 1 while the NACKE bit in ICFER is 1, the IIC suspends data transmission and reception. In this case, if the TDRE flag is 0 (next transmit data written), data is transferred to the ICDRS register and the ICDRT register becomes empty on the rising edge of the 9th clock cycle, but the TDRE flag does not set to 1.

26.2.11 ICWUR : I²C Bus Wakeup Unit Register

Base address: IIC0WU = 0x4005_3014

Offset address: 0x02

Bit position:	7	6	5	4	3	2	1	0
Bit field:	WUE	WUIE	WUF	WUAC K	_	—	—	WUAF A
Value after reset:	0	0	0	1	0	0	0	0

ilter Additional Selection	R/W
dd the wakeup analog filter wakeup analog filter	
d as 0. The write value should be 0.	R/W
up Mode ponse modes in combination with ICCR1.IICRST and WUACK. See Table	R/W
currence Flag	R/W
ldress not matching during wakeup ldress matching during wakeup	
Request Enable	R/W
wakeup interrupt request (IIC0_WUI) vakeup interrupt request (IIC0_WUI)	
Enable	R/W
wakeup function	
	Filter Additional Selection add the wakeup analog filter wakeup analog filter ad as 0. The write value should be 0. Aup Mode sponse modes in combination with ICCR1.IICRST and WUACK. See Table ccurrence Flag ddress not matching during wakeup ddress matching during wakeup Request Enable wakeup interrupt request (IIC0_WUI) wakeup interrupt request (IIC0_WUI) e Enable wakeup function wakeup function

Table 26.5 Wakeup mode (1 of 2)

IICRST	WUACK	Operation mode	Description
0	0	Normal wakeup mode 1	ACK response on 9th SCL, and SCL low-hold after 9th SCL.
0	1	Normal wakeup mode 2	No ACK response immediately and SCL low-hold between 8th and 9th SCL. SCL low-hold release and ACK response on 9th SCL.
1	0	Command recovery mode	ACK response on 9th SCL and no SCL low-hold.



Table 26.5Wakeup mode (2 of 2)

IICRST	WUACK	Operation mode	Description
1	1	EEP response mode	NACK response on 9th SCL and no SCL low-hold.

WUF flag (Wakeup Event Occurrence Flag)

The WUF flag indicates whether the slave address is matching during wakeup.

[Setting condition]

• When PCLKB is supplied after a slave-address match in the first 8th SCL low during wakeup mode.

[Clearing conditions]

- When 0 is written to the WUF flag after reading WUF = 1
- When ICE = 0 and IICRST = 1.

26.2.12 ICWUR2 : I²C Bus Wakeup Unit Register 2

Base address: IICOWU = 0x4005_3014 Offset address: 0x03



Bit	Symbol	Function	R/W
0	WUSEN	Wakeup Function Synchronous Enable	R/W
		0: IIC asynchronous circuit enable	
		1: IIC synchronous circuit enable	
1	WUASYF	Wakeup Function Asynchronous Operation Status Flag	R
		0: IIC synchronous circuit enable condition	
		1: IIC asynchronous circuit enable condition	
2	WUSYF	Wakeup Function Synchronous Operation Status Flag	R
		0: IIC asynchronous circuit enable condition	
		1: IIC synchronous circuit enable condition	
7:3	—	These bits are read as 1. The write value should be 1.	R/W

WUSEN bit (Wakeup Function Synchronous Enable)

The WUSEN bit is used in combination with the WUASYF flag (or WUSYF flag) to switch between the PCLKB synchronous and asynchronous operation, when the wakeup effective function is enabled (ICWUR.WUE = 1).

The PCLKB operation switches from synchronous to asynchronous operation:

When the ICCR2.BBSY flag is 0, if 0 is written to the WUSEN bit while the WUASYF flag is 0, the reception occurs independently of the operation of PCLKB (with PCLKB stopped) after it switches to the PCLKB asynchronous operation, on wakeup event detection.

The PCLKB operation switches from asynchronous to synchronous operation:

- When 1 is written to the WUSEN bit, with the WUASYF flag at 1, when a wakeup event is detected. After writing 1, the WUASYF flag immediately becomes 0.
- When the stop condition is detected with a wakeup event undetected.

WUASYF flag (Wakeup Function Asynchronous Operation Status Flag)

The WUASYF flag can place the IIC in PCLKB asynchronous operation when the wakeup effective function is enabled (ICWUR.WUE = 1).

[Setting condition]



• When the ICCR2.BBSY flag is 0, and the WUSEN bit is set to 0 with the ICWUR.WUE bit set to 1.

[Clearing conditions]

- When 1 is written to the WUSEN bit after detecting the wake-up event with ICWUR.WUE bit set to 1.
- When a stop condition is detected with WUSEN bit set to 1 before detecting the wake-up event with WUASY flag set to 1 with ICWUR.WUE bit set to 1.
- When you write 1 in the WUSEN bit with the WUASYF flag detected 1 and the wake-up event in the state of ICWUR.WUE = 1.
- ICCR1.ICE = 0 and ICCRST = 1 (ICC reset)
- ICWUR.WUE = 0.

WUSYF flag (Wakeup Function Synchronous Operation Status Flag)

It is shown that IIC is in the PCLKB synchronous operation at wake-up effective function (ICWUR.WUE = 1). This flag is a value in which the WUASYF flag is always reserved.

[Setting conditions]

- When 1 is written to the WUSEN bit after detecting the wake-up event with ICWUR.WUE bit set to 1 with WUSYF flag set to 0 with ICWUR.WUE bit set to 1.
- When a stop condition is detected with WUSEN bit set to 1 before detecting the wake-up event with WUSYF flag set to 0 with ICWUR.WUE bit set to 1.
- ICCR1.ICE = 0 and ICCRST = 1 (ICC reset)
- ICWUR.WUE = 0.

[Clearing condition]

• When the ICCR2.BBSY flag is 0 with the ICWUR.WUE bit set to 1 after writing 0 to the WUSEN bit.

26.2.13 SARLy : Slave Address Register Ly (y = 0 to 2)

Base address:	IICn = 0	IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)						
Offset address:	0x0A + 0x02 × y							
Bit position:	7	6	5	4	3	2	1	0
Bit field:				SVA[6:0]				SVA0
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SVA0	10-bit Address LSB Slave address setting.	R/W
7:1	SVA[6:0]	7-bit Address/10-bit Address Lower Bits Slave address setting.	R/W

SVA0 bit (10-bit Address LSB)

When the 10-bit address format is selected (SARUy.FS = 1), the SVA0 bit functions as the LSB of a 10-bit address and is combined with the SVA[6:0] bits to form the lower 8 bits of a 10-bit address.

This bit is valid when the SARyE bit in ICSER is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1. When the SARUy.FS or SARyE bit is 0, the setting in this bit is ignored.

SVA[6:0] bits (7-bit Address/10-bit Address Lower Bits)

When the 7-bit address format is selected (SARUy.FS = 0), the SVA[6:0] bits function as a 7-bit address. When the 10- bit address format is selected (SARUy.FS = 1), these bits combine with the SVA0 bit to form the lower 8 bits of a 10-bit address.

When the SARyE bit in ICSER is 0, the setting in these bits is ignored.



26.2.14 SARUy : Slave Address Register Uy (y = 0 to 2)

```
Base address: IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)
Offset address: 0x0B + 0x02 × y
```

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	_	_	_	_	_	SVA	[1:0]	FS	
/alue after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	FS	7-bit/10-bit Address Format Select	R/W
		0: Select 7-bit address format1: Select 10-bit address format	
2:1	SVA[1:0]	10-bit Address Upper Bits Slave address setting.	R/W
7:3	—	These bits are read as 0. The write value should be 0.	R/W

FS bit (7-bit/10-bit Address Format Select)

The FS bit selects 7- or 10-bit format for slave address y (in SARLy and SARUy).

When the SARyE bit in ICSER is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 0, the 7-bit address format is selected for slave address y, the SVA[6:0] setting in SARLy is valid, and the SVA[1:0] and SVA0 settings in SARLy are ignored.

When the SARyE bit in ICSER is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, the 10-bit address format is selected for slave address y and the SVA[1:0] and SARLy settings are valid.

When the SARyE bit in ICSER is 0 (SARLy and SARUy disabled), the SARUy.FS setting is invalid.

SVA[1:0] bits (10-bit Address Upper Bits)

When the 10-bit address format is selected (FS = 1), the SVA[1:0] bits function as the upper 2 bits of a 10-bit address.

These bits are valid when the SARyE bit in ICSER is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1. When the SARUy.FS or SARyE bit is 0, the setting in these bits is ignored.

26.2.15 ICBRL : I²C Bus Bit Rate Low-Level Register

```
Base address: IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)
Offset address: 0x10
     Bit position:
                                                                                  0
                             6
                                      5
                                                        3
                                                                 2
                    7
                                               4
                                                                          1
        Bit field:
                                                             BRL[4:0]
Value after reset:
                             1
                                      1
                                               1
                                                        1
                                                                 1
                                                                          1
                                                                                   1
                     1
```

Bit	Symbol	Function	R/W
4:0	BRL[4:0]	Bit Rate Low-Level Period Low-level period of SCL clock.	R/W
7:5	—	These bits are read as 1. The write value should be 1.	R/W

BRL[4:0] bits (Bit Rate Low-Level Period)

The BRL[4:0] bits set the low-level period of the SCL clock. ICBRL counts the low-level period with the internal reference clock source (IIC ϕ) specified by the CKS[2:0] bits in ICMR1. ICBRL also generates the data setup time for automatic SCL low-hold operation, see section 26.9. Automatic Low-Hold Function for SCL. When the IIC is used in slave mode, the BRL[4:0] bits must be set to a value longer than the data setup time^{*1}.



If the digital noise filter is enabled (NFE bit in ICFER is 1), set the BRL[4:0] bits to a value at least one greater than the number of stages in the noise filter. For details on the number of stages, see the description of the NF[1:0] bits in section 26.2.5. ICMR3 : I²C Bus Mode Register 3.

Note 1. Data setup time (t_{SU}: DAT)

250 ns for up to 100 kbps: Standard-mode (Sm)

100 ns for up to 400 kbps: Fast-mode (Fm)

26.2.16 ICBRH : I²C Bus Bit Rate High-Level Register

Base address:	IICn = 0x4005_3000 + 0x0100 × n (n = 0, 1)
Offset address:	0x11

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	—	_	_	BRH[4:0]					
Value after reset:	1	1	1	1	1	1	1	1	

Bit	Symbol	Function	R/W
4:0	BRH[4:0]	Bit Rate High-Level Period High-level period of SCL clock.	R/W
7:5	_	These bits are read as 1. The write value should be 1.	R/W

BRH[4:0] bits (Bit Rate High-Level Period)

The BRH[4:0] bits set the high-level period of SCL clock. BRH[4:0] bits are valid in master mode. If the IIC is used only in slave mode, do not set the BRH[4:0] bits.

ICBRH counts the high-level period with the internal reference clock source (IIC ϕ) specified in the CKS[2:0] bits in ICMR1.

If the digital noise filter is enabled (the NFE bit in ICFER is 1), set these bits to a value at least one greater than the number of stages in the noise filter. For the number of stages in the noise filter, see the description of the NF[1:0] bits in section 26.2.5. ICMR3 : I²C Bus Mode Register 3.

The IIC transfer rate and the SCL clock duty are calculated using the following expressions (1) to (5):

1.	ICFER.SCLE = 0
	Transfer rate = $1/[{(BRH + 1) + (BRL + 1)}/IIC\phi^{*1} + tr^{*2} + tf^{*2}]$
	Duty cycle = $[tr + {(BRH + 1)/IIC\phi}]/[tr + tf + {(BRH + 1) + (BRL + 1)}/IIC\phi]$

- 2. ICFER.SCLE = 1 and ICFER.NFE = 0 and CKS[2:0] = 000b (IIC φ = PCLKB) Transfer rate = 1/[{(BRH + 3) + (BRL+ 3)}/IIC φ + tr + tf] Duty cycle = [tr + {(BRH + 3)/IIC φ]/[tr + tf + {(BRH + 3) + (BRL + 3)}/IIC φ]
- 3. ICFER.SCLE = 1 and ICFER.NFE = 1 and CKS[2:0] = 000b (IIC ϕ = PCLKB) Transfer rate = 1/[{(BRH + 3 + nf^{*3}) + (BRL + 3 + nf)}/IIC ϕ + tr + tf] Duty cycle = [tr + {(BRH + 3 + nf)/IIC ϕ }]/[tr + tf + {(BRH + 3 + nf) + (BRL + 3 + nf)}/IIC ϕ]
- 4. ICFER.SCLE = 1 and ICFER.NFE = 0 and CKS[2:0] ≠ 000b Transfer rate = 1/[{(BRH + 2) + (BRL + 2)}/IICφ + tr + tf] Duty cycle = [tr + {(BRH + 2)/IICφ}]/[tr + tf + {(BRH + 2) + (BRL + 2)}/IICφ]
- 5. ICFER.SCLE = 1 and ICFER.NFE = 1 and CKS[2:0] \neq 000b Transfer rate = 1/[{(BRH + 2 + nf) + (BRL + 2 + nf)}/IIC\phi + tr + tf] Duty cycle = [tr + {(BRH + 2 + nf)/IIC\phi}]/[tr + tf + {(BRH + 2 + nf) + (BRL + 2 + nf)}/IIC\phi]

- Note 2. The SCLn line rise time (tr) and SCLn line fall time (tf) depend on the total bus line capacitance (Cb) and the pull-up resistor (Rp). For details, see the I²C bus standard from NXP Semiconductors.
- Note 3. nf = Number of digital noise filters selected in the ICMR3.NF bit.



Note 1. IIC ϕ = PCLKB × division ratio

Transfer rate (kbps)	CKS[2:0] (ICMR1)	BRH[4:0] (ICBRH)	BRL[4:0] (ICBRL)	PCLKB (MHz)	NF[1:0]	Computation expression
100	011b	18 (0xF2)	16 (0x10)	32	—	(1)
400	001b	9 (0xE9)	20 (0xF4)	32	—	(1)

Table 26.6 Example of ICBRH/ICBRL Settings for Transfer Rate IIC when SCLE = 0

Table 26.7 Example of ICBRH/ICBRL Settings for Transfer Rate when SCLE = 1 and NFE = 0

Transfer rate (kbps)	CKS[2:0] (ICMR1)	BRH[4:0] (ICBRH)	BRL[4:0] (ICBRL)	PCLKB (MHz)	NF[1:0]	Computation expression
100	011b	14 (0xEE)	17 (0xF1)	32	—	(4)
400	001b	8 (0xE8)	19 (0xF3)	32	_	(4)

Table 26.8 Example of ICBRH/ICBRL Settings for Transfer Rate when SCLE = 1 and NFE = 1

Transfer rate (kbps)	CKS[2:0] (ICMR1)	BRH[4:0] (ICBRH)	BRL[4:0] (ICBRL)	PCLKB (MHz)	NF[1:0]	Computation expression
100	011b	12 (0xEC)	15 (0xEF)	32	01b	(5)
400	001b	6 (0xE6)	17 (0xF1)	32	01b	(5)

26.2.17 ICDRT : I²C Bus Transmit Data Register



When ICDRT detects a space in the I²C Bus Shift Register (ICDRS), it transfers the transmit data that was written to ICDRT to ICDRS and starts transmitting data in transmit mode. The double-buffer structure of ICDRT and ICDRS allows continuous transmit operation if the next transmit data is written to ICDRT while the ICDRS data is being transmitted.

ICDRT can always be read and written to. Write transmit data to ICDRT once when a transmit data empty interrupt (IICn_TXI) request is generated.

26.2.18 ICDRR : I²C Bus Receive Data Register



When 1 byte of data is received, the received data is transferred from the I²C Bus Shift Register (ICDRS) to ICDRR to enable the next data to be received. The double-buffer structure of ICDRS and ICDRR allows continuous receive operation if the received data is read from ICDRR while ICDRS is receiving data. ICDRR cannot be written to. Read data from ICDRR once when a receive data full interrupt (IICn_RXI) request is generated.

If ICDRR receives the next receive data before the current data is read from ICDRR (while the RDRF flag in ICSR2 is 1), the IIC automatically holds the SCL clock low 1 cycle before the RDRF flag is set to 1 next.



26.2.19 ICDRS : I²C Bus Shift Register

Base address:	n/a							
Offset address:	n/a							
Bit position:	7	6	5	4	3	2	1	0
Bit field:								
Value after reset:	_	_	_	_	_	_	_	_

ICDRS is an 8-bit shift register for data transmit and receive. During transmission, transmit data is transferred from ICDRT to ICDRS and is transmitted from the SDAn pin. During reception, data is transferred from ICDRS to ICDRR after 1 byte of data is received. ICDRS cannot be accessed directly.

26.3 Operation

26.3.1 Communication Data Format

The I^2C bus format consists of 8-bit data and 1-bit acknowledge. The frame following a start or restart condition is an address frame that specifies a slave device with which the master device communicates. The specified slave is valid until a new slave is specified or a stop condition is issued.

Figure 26.3 shows the I²C bus format, and Figure 26.4 shows the I²C bus timing.



Figure 26.3 I²C bus format



RA2L1 User's Manual





- S: Start condition. The master device drives the SDAn line low from high while the SCLn line is high.
- SLA: Slave address, by which the master device selects a slave device.
- R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W# is 1, or from the master device to the slave device when R/W# is 0.
- A: Acknowledge. The receive device drives the SDAn line low. In master transmit mode, the slave device returns acknowledge. In master receive mode, the master device returns acknowledge.

A#: Not Acknowledge. The receive device drives the SDAn line high.

- Sr: Restart condition. The master device drives the SDAn line low from the high level after the setup time has elapsed with the SCLn line high.
- DATA: Transmitted or received data.
- P: Stop condition. The master device drives the SDAn line high from low while the SCLn line is high.

26.3.2 Initial Settings

Before starting data transmission or reception, initialize the IIC using the procedure shown in Figure 26.5.

- 1. Set the ICCR1.ICE bit to 0 to set the SCLn and SDAn pins to the inactive state.
- 2. Set the ICCR1.IICRST bit to 1 to initiate IIC reset.
- 3. Set the ICCR1.ICE bit to 1 to initiate internal reset.
- 4. Set the SARLy, SARUy, ICSER, ICMR1, ICBRH, and ICBRL registers (y = 0 to 2), and set the other registers as required. For initial settings of the IIC, see Figure 26.5.
- 5. When the required register settings are complete, set the ICCR1.IICRST bit to 0 to release the IIC reset.

This procedure is not required if the IIC initialization is already complete.



RA2L1 User's Manual



Figure 26.5 Example IIC initialization flow

26.3.3 Master Transmit Operation

In master transmit operation, the IIC outputs the SCL clock and transmitted data signals as the master device, and the slave device returns acknowledgments. Figure 26.6 shows an example of master transmission, and Figure 26.7 to Figure 26.9 show the operation timing in master transmission.

To set up and perform master transmission:

- 1. Process initial settings. For details, see section 26.3.2. Initial Settings.
- 2. Read the BBSY flag in ICCR2 to check that the bus is free, and then set the ST bit in ICCR2 to 1 (start condition request). On receiving the request, the IIC issues a start condition. At the same time, the BBSY and START flags in ICSR2 automatically set to 1 and the ST bit automatically is set to 0. At this time, if the start condition is detected and the internal levels for the SDA output state and the levels on the SDAn line match while the ST bit is 1, the IIC recognizes that issuance of the start condition as requested by the ST bit is successfully complete, and the MST and TRS bits in ICCR2 automatically set to 1, placing the IIC in master transmit mode. The TDRE flag in ICSR2 also automatically is set to 1 in response to the setting of the TRS bit to 1.
- 3. Check that the TDRE flag in ICSR2 is 1, and then write the value for transmission (the slave address and the R/W# bit) to ICDRT. When the transmit data is written to ICDRT, the TDRE flag automatically is set to 0, the data is transferred from ICDRT to ICDRS, and the TDRE flag again is set to 1. After the byte containing the slave address and R/W# bit is transmitted, the value of the TRS bit automatically updates to select master transmit or master receive mode based on the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, the IIC continues in master transmit mode.



Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to issue a stop condition.

For data transmission with an address in the 10-bit format, start by writing 11110b, the 2 higher-order bits of the slave address, and W to ICDRT as the first address transmission. For the second address transmission, write the 8 lower-order bits of the slave address to ICDRT.

- 4. Check that the TDRE flag in ICSR2 is 1, and then write the transmit data to the ICDRT register. The IIC automatically holds the SCLn line low until the transmit data is ready or a stop condition is issued.
- 5. After all bytes of transmit data are written to the ICDRT register, wait until the value in the TEND flag in ICSR2 returns to 1, and then set the SP bit in ICCR2 to 1 (stop condition requested). On receiving a stop condition request, the IIC issues the stop condition. Regarding issuing a stop condition, see section 26.11.3. Issuing a Stop Condition.
- 6. On detecting the stop condition, the IIC automatically sets the MST and TRS bits in ICCR2 to 00b and enters slave receive mode. Additionally, it automatically sets the TDRE and TEND flags to 0, and sets the STOP flag in ICSR2 to 1.
- 7. Check that the ICSR2.STOP flag is 1, and then set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.





Figure 26.6 Example master transmission flow



26. I2C Bus Interface (IIC)













Figure 26.9Master transmit operation timing (3)

26.3.4 Master Receive Operation

In master receive operation, the IIC as a master device outputs the SCL clock, receives data from the slave device, and returns acknowledgments. Because the IIC must start by sending a slave address to the associated slave device, this part of the procedure is performed in master transmit mode, but the subsequent steps are in master receive mode.

Figure 26.10 and Figure 26.11 show examples of master reception (7-bit address format), and Figure 26.12 to Figure 26.14 show the operation timing in master reception.

To set up and perform master reception:

- 1. Process initial settings. For details, see section 26.3.2. Initial Settings.
- 2. Read the BBSY flag in ICCR2 to check that the bus is free, and then set the ST bit in ICCR2 to 1 (start condition request). On receiving the request, the IIC issues a start condition. When the IIC detects the start condition, the BBSY and START flags in ICSR2 automatically set to 1, and the ST bit automatically is set to 0. At this time, if the start condition is detected and the levels for the SDA output and the levels on the SDAn line match while the ST bit is 1, the IIC recognizes that issuance of the start condition as requested by the ST bit is successfully complete, and the MST and TRS bits in ICCR2 automatically set to 1, placing the IIC in master transmit mode. The TDRE flag in ICSR2 also automatically is set to 1 in response to the setting of the TRS bit to 1.
- 3. Check that the TDRE flag in ICSR2 is 1, and then write the value for transmission (the first byte indicates the slave address and value of the R/W# bit) to ICDRT. When the transmit data is written to ICDRT, the TDRE flag automatically is set to 0, the data is transferred from ICDRT to ICDRS, and the TDRE flag again is set to 1. When the byte containing the slave address and R/W# bit is transmitted, the value of the ICCR2.TRS bit automatically updates to select transmit or receive mode based on the value of the transmitted R/W# bit. If the value of the R/W# bit is 1, the TRS bit is set to 0 on the rising edge of the ninth cycle of the SCL clock, placing the IIC in master receive mode. At this time, the TDRE flag is set to 0 and the ICSR2.RDRF flag automatically is set to 1.

Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to issue a stop condition.

For master reception from a device with a 10-bit address, start by using master transmission to issue the 10-bit address, and then issue a restart condition. After that, transmitting 11110b, the two higher-order bits of the slave address, and the R bit places the IIC in master receive mode.

4. Dummy read ICDRR after confirming that the RDRF flag in ICSR2 is 1. This makes the IIC start output of the SCL clock and start data reception.



- 5. After 1 byte of data is received, the RDRF flag in ICSR2 is set to 1 on the rising edge of the 8th or 9th cycle of the SCL clock, as selected in the RDRFS bit in ICMR3. Reading ICDRR at this time produces the received data, and the RDRF flag is automatically set to 0 at the same time. Additionally, the value of the acknowledgment field received during the ninth cycle of the SCL clock is returned as the value set in the ICMR3.ACKBT bit. If the next byte to be received is the second-to-last byte, set the ICMR3.WAIT bit to 1 for wait insertion before reading ICDRR, containing the second-to-last byte. In addition to enabling NACK output, even when interrupts or other operations result in delays in setting the ICMR3.ACKBT bit to 1 (NACK) in step (6), this fixes the SCLn line to the low level on the rising edge of the ninth clock cycle in reception of the last byte, which enables the issuing of a stop condition.
- 6. When the ICMR3.RDRFS bit is 0, and the slave device must be notified that it is to end transfer for data reception after transfer of the next and final byte, set the ICMR3.ACKBT bit to 1 (NACK).
- 7. After reading the second-to-last byte from the ICDRR register, if the value of the ICSR2.RDRF flag is 1, write 1 to the SP bit in ICCR2 (stop condition requested), and then read the last byte from ICDRR. When ICDRR is read, the IIC is released from the wait state and issues the stop condition after low-level output in the ninth clock cycle is complete or the SCLn line is released from the low-hold state.
- 8. On detecting the stop condition, the IIC automatically sets the MST and TRS bits in ICCR2 to 00b and enters slave receive mode. Additionally, detection of the stop condition sets the ICSR2.STOP flag to 1.
- 9. Check that the ICSR2.STOP flag is 1, then set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.





Figure 26.10 Example master reception flow with 7-bit address format of 1 byte or 2 bytes







RA2L1 User's Manual







Figure 26.13 Master receive operation timing (2) with 10-bit address format when RDRFS = 0





Figure 26.14 Master receive operation timing (3) when RDRFS = 0

26.3.5 Slave Transmit Operation

In slave transmit operation, the master device outputs the SCL clock, the IIC transmits data as a slave device, and the master device returns acknowledgments.

Figure 26.15 shows an example of slave transmission, and Figure 26.16 and Figure 26.17 show the operation timing in slave transmission.

To set up and perform slave transmission:

- 1. Initialize the IIC using the procedure in section 26.3.2. Initial Settings. After initialization, the IIC stays in the standby state until it receives a slave address that matches.
- 2. After receiving a matching slave address, the IIC sets one of the associated ICSR1.HOA, GCA, and AASy flags (y = 0 to 2) to 1 on the rising edge of the ninth cycle of the SCL clock and outputs the value set in the ICMR3.ACKBT bit to the acknowledge bit on the ninth cycle of the SCL clock. If the value of the R/W# bit is 1, the IIC automatically places itself in slave transmit mode by setting both the ICCR2.TRS bit and the ICSR2.TDRE flag to 1.
- 3. Check that the ICSR2.TDRE flag is 1, then write the transmit data to the ICDRT register. If the IIC receives no acknowledge from the master device (receives an NACK signal) while the ICFER.NACKE bit is 1, the IIC suspends transfer of the next data.
- 4. Wait until the ICSR2.TEND flag is set to 1 while the ICSR2.TDRE flag is 1, after the ICSR2.NACKF flag is set to 1 or the last byte for transmission is written to the ICDRT register. When the ICSR2.NACKF flag or the TEND flag is 1, the IIC drives the SCLn line low on the ninth falling edge of the SCL clock.
- 5. When the ICSR2.NACKF or ICSR2.TEND flag is 1, dummy read ICDRR to complete the processing. This releases the SCLn line.
- 6. On detecting the stop condition, the IIC automatically sets the ICSR1.HOA, GCA, and AASy flags (y = 0 to 2), the ICSR2.TDRE and TEND flags, and the ICCR2.TRS bit to 0, and enters slave receive mode.
- 7. Check that the ICSR2.STOP flag is 1, then set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.



RA2L1 User's Manual





RA2L1 User's Manual









26.3.6 Slave Receive Operation

In slave receive operation, the master device outputs the SCL clock and transmit data, and the IIC returns acknowledgments as a slave device.



Figure 26.18 shows an example of slave reception, and Figure 26.19 and Figure 26.20 show the operation timing in slave reception.

To set up and perform slave reception:

- 1. Initialize the IIC using the procedure in section 26.3.2. Initial Settings. After initialization, the IIC stays in the standby state until it receives a slave address that matches.
- 2. After receiving a matching slave address, the IIC sets one of the associated ICSR1.HOA, GCA, and AASy flags (y = 0 to 2) to 1 on the rising edge of the ninth cycle of the SCL clock and outputs the value set in the ICMR3.ACKBT bit to the acknowledge bit on the ninth cycle of the SCL clock. If the value of the R/W# bit is 0, the IIC continues to place itself in slave receive mode and sets the RDRF flag in ICSR2 to 1.
- 3. Check that the ICSR2.STOP flag is 0 and the ICSR2.RDRF flag is 1, then dummy read ICDRR. The dummy value consists of the slave address and R/W# bit when the 7-bit address format is selected, or the lower 8 bits when the 10-bit address format is selected.
- 4. When ICDRR is read, the IIC automatically sets the ICSR2.RDRF flag to 0. If reading of ICDRR is delayed and a next byte is received while the RDRF flag is still set to 1, the IIC holds the SCLn line low until 1 SCL cycle before the point where RDRF must be set. In this case, reading ICDRR releases the SCLn line from being held low. When the ICSR2.STOP flag is 1 and the ICSR2.RDRF flag is also 1, read ICDRR until all the data is completely received.
- 5. On detecting the stop condition, the IIC automatically clears the ICSR1.HOA, GCA, and AASy flags (y = 0 to 2) to 0.
- 6. Check that the ICSR2.STOP flag is 1, then set the ICSR2.STOP flag to 0 for the next transfer operation.



Figure 26.18 Example slave reception flow





Figure 26.19 Slave receive operation timing (1) with 7-bit address format when RDRFS = 0





26.4 SCL Synchronization Circuit

For generation of the SCL clock, the IIC starts counting the value for the high-level period specified in ICBRH when it detects a rising edge on the SCLn line, and it drives the SCLn line low when it completes counting. When the IIC detects the falling edge of the SCLn line, it starts counting the value for the low-level period specified in ICBRL, and then it stops



driving the SCLn line, releasing the line, when it completes counting. The IIC repeats this process to generate the SCL clock.

If multiple master devices are connected to the I^2C bus, a collision of SCL signals might arise because of contention with another master device. In such cases, the master devices must synchronize their SCL signals. Because this synchronization of SCL signals must be bit-by-bit, the IIC is equipped with an SCL synchronization circuit to obtain bit-by-bit synchronization of the SCL clock signals by monitoring the SCLn line while in master mode.

When the IIC detects a rising edge on the SCLn line and starts counting the high-level period specified in ICBRH.BRH[4:0], and the level on the SCLn line falls because an SCL signal is being generated by another master device, the IIC performs the following:

- 1. Stops counting when it detects the falling edge.
- 2. Drives the level on the SCLn line low.
- 3. Starts counting the low-level period specified in ICBRL.BRL[4:0].

When the IIC finishes counting the low-level period, it stops driving the SCLn line low to release the line. If the low-level period of the SCL clock signal from the other master device is longer than the low-level period set in the IIC, the low-level period of the SCL signal is extended. When the low-level period for the other master device ends, the SCL signal rises because the SCLn line is released.

When the IIC finishes outputting the low-level period of the SCL clock, the SCLn line is released and the SCL clock rises. That is, when SCL signals from more than one master are contending, the high-level period of the SCL signal is synchronized with that of the clock with the narrower period, and the low-level period of the SCL signal is synchronized with that of the clock with the broader period. However, such synchronization of the SCL signal is only enabled when the SCLE bit in ICFER is set to 1.



26.5 SDA Output Delay Function

The IIC module incorporates a function for delaying output on the SDA line. The delay can be applied to all output on the SDA line, including issuing of the start, restart, and stop conditions, data, and the ACK and NACK signals.



With this function, SDA output is delayed from the detection of a falling edge of the SCL signal to ensure that the SDA signal is output within the interval during which the SCL clock is low. This approach helps prevent erroneous operation of communications devices, with the aim of satisfying the 300-ns minimum data-hold time requirement of the SMBus specification. The output delay function is enabled by setting the SDDL[2:0] bits in ICMR2 to a value other than 000b, and disabled by setting the same bits to 000b.

When the SDA output delay function is enabled, for example, the DLCS bit in ICMR2 selects the clock source for the SDA output delay counter, either as the internal base clock (IIC ϕ) for the IIC module or as the internal base clock divided by 2 (IIC ϕ /2). The counter counts the number of cycles set in the SDDL[2:0] bits in ICMR2. When the delay cycles count is reached, the IIC module places the required output (start, restart, or stop condition, data, or an ACK or NACK signal) on the SDA line.



Figure 26.22 SDA output delay function

26.6 Digital Noise Filter Circuits

The internal circuitry sees the states of the SCLn and SDAn pins through analog and digital noise-filter circuits. Figure 26.23 shows a block diagram of the digital noise-filter circuit.

The on-chip digital noise-filter circuit of the IIC consists of four flip-flop circuit stages connected in series and a matchdetection circuit. The number of valid stages in the digital noise filter is selected in the NF[1:0] bits in ICMR3. The selected number of valid stages determines the noise-filtering capability as a period from 1 to 4 IIC ϕ cycles.

The input signal to the SCLn pin (or SDAn pin) is sampled on falling edges of the IIC ϕ signal. When the input signal level matches the output level of the number of valid flip-flop circuit stages as selected in the NF[1:0] bits in ICMR3, the signal level is seen in the subsequent stage. If the signal levels do not match, the previous value is saved.

If the ratio between the frequency of the internal operating clock (PCLKB) and the transfer rate is small, for example, if data transfer is 400 kbps with PCLKB = 4 MHz, the characteristics of the digital noise filter might lead to the elimination of



required signals as noise. In such cases, it is possible to disable the digital noise-filter circuit by setting the ICFER.NFE bit to 0, and use only the analog noise filter circuit.



Figure 26.23 Digital noise filter circuit block diagra

26.7 Address Match Detection

The IIC can set three unique slave addresses in addition to the general call address and host address. The slave addresses can be 7-bit or 10-bit slave addresses.

26.7.1 Slave-Address Match Detection

The IIC can set three unique slave addresses and has a slave address detection function for each unique slave address. When the SARyE bit (y = 0 to 2) in ICSER is set to 1, the slave addresses set in SARUy and SARLy (y = 0 to 2) can be detected.

When the IIC detects a match of the set slave address, the associated AASy flag (y = 0 to 2) in ICSR1 is set to 1 on the rising edge of the ninth SCL clock cycle, and the RDRF flag in ICSR2 or the TDRE flag in ICSR2 is set to 1 by the subsequent R/W# bit. This causes a receive data full interrupt (IICn_RXI) or transmit data empty interrupt (IICn_TXI) to be generated. The AASy flag identifies which slave address is specified.

Figure 26.24 to Figure 26.26 show the AASy flag set timing in three cases.





Figure 26.24 AASy flag set timing with 7-bit address format




R01UH0853EJ0130 Rev.1.30 Nov 30, 2022





Figure 26.26 AASy flag set and clear timing with mixed 7-bit and 10-bit address formats

26.7.2 Detection of General Call Address

The IIC provides detection of the general call address ($0000\ 000b + 0\ [W]$). This is enabled by setting the GCAE bit in ICSER to 1.

If the address received after a start or restart condition is issued is $0000\ 000b + 1[R]$ (start byte), the IIC recognizes this as the address of a slave device with an all-zero address, but not as the general call address.

When the IIC detects the general call address, both the GCA flag in ICSR1 and the RDRF flag in ICSR2 set to 1 on the rising edge of the ninth cycle of the SCL clock. This leads to the generation of a receive data full interrupt (IICn_RXI). The value of the GCA flag can be checked to confirm that the general call address was transmitted.

Operation after detection of the general call address is the same as normal slave receive operation.







26.7.3 Device-ID Address Detection

The IIC module provides detection of device-ID address compliant with the I^2C bus specification (revision 03). When the IIC receives 1111 100b as the first byte after a start or restart condition is issued with the DIDE bit in ICSER set to 1, it recognizes the address as a device ID, sets the DID flag in ICSR1 to 1 on the rising edge of the ninth SCL clock cycle when the subsequent R/W# bit is 0, then compares the second and subsequent bytes with its own slave address. If the address matches the value in the slave address register, the IIC sets the associated AASy flag (y = 0 to 2) in ICSR1 to 1.

When the first byte received after the issue of a start or restart condition matches the device ID address (1111 100b) again and the subsequent R/W# bit is 1, the IIC does not compare the second and subsequent bytes and sets the ICSR2.TDRE flag to 1.

In the device ID address detection function, the IIC sets the DID flag to 0 if a match with the IIC slave address is not obtained or a match with the device ID address is not obtained after a match with the IIC slave address and a restart condition is not detected. If the first byte after detection of a start or restart condition matches the device ID address (1111 100b), and the R/W# bit is 0, the IIC sets the DID flag to 1 and compares the second and subsequent bytes with the slave address of the IIC. If the R/W# bit is 1, the DID flag holds the previous value and the IIC does not compare the second and subsequent bytes. Therefore, the reception of a device ID address can be checked by reading the DID flag after confirming that TDRE = 1.

Additionally, prepare the device ID fields (3 bytes: 12 bits indicating the manufacturer + 9 bits identifying the part + 3 bits indicating the revision) that must be sent to the host after reception of a continuous device-ID field as normal transmit data. For details on the information that must be included in device ID fields, contact NXP Semiconductors.





26.7.4 Host Address Detection

The IIC provides host address detection when operating in SMBus. When the HOAE bit in ICSER is set to 1 while the SMBS bit in ICMR3 is 1, the IIC can detect the host address (0001 000b) in slave receive mode (MST and TRS bits = 00b in ICCR2).

When the IIC detects the host address, the HOA flag in ICSR1 is set to 1 on the rising edge of the 9th SCL clock cycle, and at the same time, the RDRF flag in ICSR2 is set to 1 when the R/W# bit is 0 (Wr bit). This causes a receive data full interrupt (IICn_RXI) to be generated. The HOA flag indicates that the host address was sent from another device.

If the bit following the host address (0001 000b) is an Rd bit (R/W# bit = 1), the IIC can also detect the host address. After the host address is detected, the IIC operates in the same manner as in normal slave operation.







26.8 Wakeup Function

The IIC provides a wakeup function that causes the MCU to transition from Software Standby mode or Snooze mode to normal operation. The wakeup function enables the reception of data when the system clock (PCLKB) is stopped, and generates a wakeup interrupt signal on a match of the slave address of the received data. This wakeup interrupt signal triggers the return to normal operation. After the wakeup interrupt occurs, switch the IIC to PCLKB synchronous operation so that communication can continue.

The wakeup function has four operation modes:

- Normal wakeup mode 1
- Normal wakeup mode 2
- Command recovery mode
- EEP response mode

Table 26.9 describes the behavior in these modes.

	Table 26.9	Wakeup operation modes
--	------------	------------------------

Operation mode	ACK response timing	ACK response before wakeup to PCLKB synchronous operation	SCL state during wakeup to PCLKB synchronous operation
Normal wakeup mode 1	Before wakeup to PCLKB synchronous operation*1	АСК	Fixed low
Normal wakeup mode 2	After wakeup to PCLKB synchronous operation* ²	Before wakeup: no response (NACK level retained) After wakeup: ACK response	Fixed low
Command recovery mode	Before wakeup to PCLKB synchronous operation*1	ACK	Open
EEP response mode	Before recovery to PCLKB synchronous operation ^{*1}	NACK	Open

Note 1. Switching timing from PCLKB asynchronous operation to PCLKB synchronous operation is the falling edge of the 9th clock of the SCL.

Note 2. Switching timing from PCLKB asynchronous operation to PCLKB synchronous operation is the falling edge of the 8th clock of the SCL.

The following can be selected as wakeup interrupt sources:

- Host address detection (valid when ICSER.HOAE = 1)
- General call address detection (valid when ICSER.GCAE = 1)
- Slave address 0^{*1} detection (valid when ICSER.SAR0E = 1)



- Slave address 1^{*1} detection (valid when ICSER.SAR1E = 1)
- Slave address 2^{*1} detection (valid when ICSER.SAR2E = 1)

Note 1. Only 7-bit address can be set. Set the FS bit in SARUy (y = 0 to 2) to 0.

Precautions on the use of the wakeup function

- Do not change the content of the IIC registers except the WUSEN bit in ICWUR2 while the WUASYF flag in ICWUR2 is 1 (during PCLKB asynchronous operation).
- Set ICWUR.WUE and ICWUR.WUIE to 1, and ICCR2.MST and ICCR2.TRS to 0 (slave reception mode) before switching to PCLKB asynchronous mode.
- The device ID and the 10-bit slave address cannot be selected for the wakeup interrupt source. Set the DIDE bit in ICSER and FS bit in SARUy (y = 0 to 2) to 0.
- Set bits TIE, TEIE, RIE, NAKIE, SPIE, STIE, ALIE, and TMOIE in the ICIER register to 0 (interrupt disabled) before switching to the asynchronous operation.
- When the wakeup function is enabled, do not use the timeout function (ICWUR.WUE = 1)
- Even when a wakeup interrupt is generated during PCLKB asynchronous operation (when ICWUR2.WUASYF = 1), if the slave addresses match in PCLKB synchronous mode (ICWUR2.WUASYF = 0), the wakeup interrupt does not occur and the WUF flag is not set.
- If the timing of writing 0 to the ICWUR2.WUSEN bit and the timing of detecting a start condition conflict, the IIC might start the next reception in PCLKB synchronous operation mode. In this case, ICWUR2.WUASYF flag becomes 1 (switch to PCLKB asynchronous mode) when data communication is complete, a stop condition is detected, and detection of a wakeup event starts.
- After writing 0 to the WUSEN bit in ICWUR2, do not change registers relate to the IIC operation mode setting (ICMR3, ICSER, and SARLy) until the mode is switched to PCLKB asynchronous operation from PCLKB synchronous operation (while the ICWUR2.WUASYF flag is 1). If the register value changes during this period by an interrupt handling or another factor, the IIC might malfunction before switching to the asynchronous operation.

26.8.1 Normal Wakeup Mode 1

This section describes the behavior, the timing, and an example operation of normal wakeup mode 1.

In normal wakeup mode 1, a wakeup interrupt triggered by the match of the slave address initiates the transition to normal operation as follows:

Before wakeup:ACK is sent in response to the data received with its own slave address of the IIC.During wakeup:ACK response is made on the 9th clock cycle of SCL, after which SCL is held low*1.After wakeup:Normal operation continues.

Note 1. Between the 9th clock cycle and 1st clock cycle during wakeup, WAIT = 1 is invalid.

If the slave address does not match, the SCL line is not held low after the 9th clock cycle of SCL, and the slave operation continues. Figure 26.30 shows an operation example, and Figure 26.32 shows the detailed timing.

If the transition from Software Standby mode or Snooze mode is triggered by an interrupt other than a wakeup interrupt, for example the IRQn, the WUF flag is not set to 1. Figure 26.31 shows an operation example.



RA2L1 User's Manual



See Precautions on the use of the wakeup function.

R01UH0853EJ0130 Rev.1.30 Nov 30, 2022

Note:



RA2L1 User's Manual



Note: For details on the IIC initial settings, see section 26.3.2. Initial Settings.





Figure 26.32 Timing of normal wakeup mode 1

26.8.2 Normal Wakeup Mode 2

This section describes the behavior, the timing, and an example operation of normal wakeup mode 2.

In normal wakeup mode 2, a wakeup interrupt triggered by a match of the slave address initiates the transition to normal operation as follows:

Before wakeup:	No response to data received with its own slave address until the end of the 8th SCL cycle.
During wakeup:	SCL line held low during the 8th and 9th clock cycles.
After wakeup:	ACK returns on the 9th clock cycle of SCL, and normal operation continues.

If the slave address does not match, the SCL line is not held low after the 8 th SCL clock cycle, and the slave operation continues. Figure 26.33 shows an example operation, and Figure 26.34 shows the detailed timing.

If the transition from Software Standby mode or Snooze mode is triggered by an interrupt other than a wakeup interrupt, such as the IRQn, for example, the WUF flag is not set to 1. Figure 26.31 shows an operation example.





Figure 26.33 Example operation of normal wakeup mode 2 when wakeup is triggered by a wakeup interrupt on match of the slave address



Note: See Precautions on the use of the wakeup function.



Figure 26.34 Timing of normal wakeup mode 2

26.8.3 Command Recovery Mode and EEP Response Mode (Special Wakeup Modes)

This section describes the behavior, the timing, and example operations of the command recovery and EEP response modes. In the command recovery and EEP response modes, the SCL line is not held low during the wakeup period (after the rise of the 9th clock cycle of SCL). Therefore, other IIC devices can use the I²C bus during this period.

A wakeup interrupt triggered by a match of the slave address initiates the transition to normal operation as follows:

Before wakeup:	In response to the data received with its own slave address, the IIC returns ACK (command recovery mode) or NACK (EEP response mode).
During wakeup:	The SCL line is not held low.
After wakeup:	Normal operation continues after IIC initialization.

If the slave address does not match, the slave operation continues.

- Note: Because the SCL line is not held low during wakeup, transmission or reception of the data that follows the slave address is not possible.
- Note: The command recovery and EEP response modes are internal reset states (ICE = IICRST = 1). Therefore, the match of the slave address does not set the flags, HOA, GCA, ASS0, ASS1, and ASS2 in the ICSR1 register.

Figure 26.35 shows an example operation in recovery and EEP response modes. Figure 26.37 shows the detailed timing.

If the transition from Software Standby mode or Snooze mode is triggered by an interrupt other than a wakeup interrupt, such as IRQn for example, the WUF flag is not set to 1. Follow the processing shown in Figure 26.36.



RA2L1 User's Manual



triggered by a wakeup interrupt on match of the slave address

Note: See Precautions on the use of the wakeup function.





by an interrupt other than IIC wakeup interrupt, for example, the IRQn





Figure 26.37 Timing of command recovery and EEP response modes

26.9 Automatic Low-Hold Function for SCL

26.9.1 Function to Prevent Wrong Transmission of Transmit Data

If the I^2C Bus Shift Register (ICDRS) is empty and data has not been written to the I^2C Bus Transmit Data Register (ICDRT) with the IIC in transmission mode (TRS bit = 1 in ICCR2), the SCLn line is automatically held low over the subsequent intervals. This low-hold period is extended until the transmit data is written, which prevents the unintended transmission of erroneous data.

Master transmit mode:

- Low-level interval after a start or restart condition is issued
- Low-level interval between the 9th clock cycle of one transfer and the 1st clock cycle of the next.

Slave transmit mode:

• Low-level interval between the 9th clock cycle of one transfer and the 1st clock cycle of the next.



RA2L1 User's Manual



Figure 26.38 Automatic low-hold operation in transmit mode

26.9.2 NACK Reception Transfer Suspension Function

This function suspends transfer operation when NACK is received in transmit mode (TRS bit = 1 in ICCR2). This function is enabled when the NACKE bit in ICFER is set to 1. If the next transmit data is already written (TDRE flag = 0 in ICSR2) when NACK is received, the next data transmission on the falling edge of the 9th SCL clock cycle is automatically suspended. This prevents the SDAn line output level from being held low when the MSB of the next transmit data is 0.

If the transfer operation is suspended by this function (NACKF flag = 1 in ICSR2), transmit and receive operations are discontinued. To restore transmit or receive operation, after issuing the restart condition, you need to set the NACKF flag to 0 and try again, or set the NACKF flag to 0 after issuing the stop condition and then start again from issuing the start condition.



RA2L1 User's Manual



Figure 26.39 Suspension of data transfer when NACK is received, when NACKE = 1

26.9.3 Function to Prevent Failure to Receive Data

If response processing is delayed when receive data (ICDRR) read is delayed for a period of one transfer frame or more with receive data full (RDRF flag = 1 in ICSR2) in receive mode (TRS = 0 in ICCR2), the IIC holds the SCLn line low automatically immediately before the next data is received to prevent a failure to receive data.

This function is enabled even if the read processing of the final receive data is delayed and, in the meantime, the IIC slave address is designated after a stop condition is issued. This function does not interfere with other communication because the IIC does not hold the SCLn line low when a mismatch with its own slave address occurs after a stop condition is issued.

Periods in which the SCLn line is held low can be selected with a combination of the WAIT and RDRFS bits in ICMR3.

(1) 1-byte receive operation and automatic low-hold function using the WAIT bit

When the WAIT bit in ICMR3 is set to 1, the IIC performs a 1-byte receive operation using the WAIT bit function. Additionally, when the ICMR3.RDRFS bit is 0, the IIC automatically sends the ACKBT bit value in ICMR3 for the acknowledge bit in the period from the falling edge of the 8th SCL clock cycle to the falling edge of the 9th SCL clock cycle, and automatically holds the SCLn line low on the falling edge of the 9th SCL clock cycle using the WAIT bit function. This low-hold is released by reading data from ICDRR, which enables byte-wise receive operation.

The WAIT bit function is enabled for receive frames after a match with the IIC slave address, including the general call address and host address, is obtained in master or slave receive mode.

(2) 1-byte receive operation (ACK/NACK transmission control) and automatic low-hold function using the RDRFS bit

When the RDRFS bit in ICMR3 is set to 1, the IIC performs a 1-byte receive operation using the RDRFS bit function. When the RDRFS bit is set to 1, the RDRF flag in ICSR2 is set to 1 (receive data full) on the rising edge of the eighth SCL clock cycle, and the SCLn line is automatically held low on the falling edge of the eighth SCL clock cycle. This low-hold is released by writing a value to the ACKBT bit in ICMR3, but cannot be released by reading data from ICDRR, which enables receive operation through the ACK or NACK transmission control based on the data received in byte units.



The RDRFS bit function is enabled for receive frames after a match with the IIC slave address, including the general call address and host address, is obtained in master or slave receive mode.



Figure 26.40 Automatic low-hold operation in receive mode using the RDRFS and WAIT bits

26.10 Arbitration-Lost Detection Functions

In addition to the normal arbitration-lost detection function defined by the I²C bus standard, the IIC provides functions to prevent double-issue of a start condition, detect arbitration-lost during transmission of NACK, and detect arbitration-lost in slave transmit mode.

26.10.1 Master Arbitration-Lost Detection (MALE Bit)

The IIC drives the SDAn line low to issue a start condition. However, if the SDAn line was already driven low by another master device issuing a start condition, the IIC regards its own start condition as an error and considers this a loss in arbitration. Priority is given to transfer by the other master device. Similarly, if a request to issue a start condition is made by setting the ST bit in ICCR2 to 1 while the bus is busy (BBSY flag = 1 in ICCR2), the IIC regards this as a double-issuing-of-start-condition error and considers itself to have lost in arbitration. This prevents a failure of transfer resulting from a start condition being issued while transfer is in progress.

When a start condition is issued successfully, if the transmit data including the address bits (internal SDA output level) and the level on the SDAn line do not match (high output as the internal SDA output, meaning the SDAn pin is in the high-impedance state and a low level is detected on the SDAn line), the IIC loses in arbitration.

After a loss in arbitration of mastership, the IIC immediately enters slave receive mode. If a slave address, including the general call address, matches its own address at this time, the IIC continues in slave operation.



A loss in arbitration of mastership is detected when the following conditions are met while the MALE bit in ICFER is 1 (master arbitration-lost detection enabled).

[Master arbitration-lost conditions]

- Mismatching of the internal level for output on SDA and the level on the SDAn line after a start condition was issued by setting the ST bit in ICCR2 to 1 while the BBSY flag in ICCR2 is set to 0 (erroneous issuing of a start condition)
- Setting of the ST bit in ICCR2 to 1 (start condition double-issue error) while the BBSY flag is 1
- When the transmit data excluding acknowledge (internal SDA output level) does not match the level on the SDAn line in master transmit mode (MST and TRS bits = 11b in ICCR2).









26.10.2 Function to Detect Loss of Arbitration during NACK Transmission (NALE Bit)

This function causes arbitration to be lost if the internal SDA output level does not match the level on the SDAn line (high output as the internal SDA output, meaning the SDAn pin is in the high-impedance state) and the low level is detected on the SDAn line during transmission of NACK in receive mode. Arbitration is lost because of a conflict between NACK and ACK transmissions when two or more master devices receive data from the same slave device simultaneously in a multi-master system. Such a conflict occurs when multiple master devices send or receive the same information through a single slave device. Figure 26.43 shows an example of arbitration-lost detection during transmission of NACK.





The following explains arbitration-lost detection using an example in which two master devices (master A and master B) and a single slave device are connected through the bus. In this example, master A receives 2 bytes of data from the slave device, and master B receives 4 bytes of data from the slave device.

If master A and master B access the slave device simultaneously, because the slave address is identical, arbitration is not lost in either master A or master B during access to the slave device. Therefore, both master A and master B recognize that they have obtained the bus mastership and operate as such. Master A sends NACK when it has received 2 final bytes of data from the slave device. Meanwhile, master B sends ACK because it has not received the required 4 bytes of data. At this time, the NACK transmission from master A and the ACK transmission from master B conflict. In general, if a conflict like



this occurs, master A cannot detect the ACK transmitted by master B and issues a stop condition. The stop condition issue conflicts with the SCL clock output of master B, which disrupts communication.

When the IIC receives ACK during transmission of NACK, it detects a defeat in conflict with other master devices and causes arbitration to be lost. If arbitration is lost during transmission of NACK, the IIC immediately cancels the slave match condition and enters slave receive mode. This prevents a stop condition from being issued, preventing a communication failure on the bus.

Similarly, in the ARP command processing of SMBus, the function to detect loss of arbitration during transmission of NACK is also available for eliminating the extra clock cycle processing, such as 0xFF transmission processing, which is required if the UDID (Unique Device Identifier) of the assigned address does not match in the Get UDID general processing after the Assign Address command.

The IIC detects arbitration-lost during transmission of NACK when the following condition is met with the NALE bit in ICFER set to 1 (arbitration-lost detection during NACK transmission enabled).

[Condition for arbitration-lost during NACK transmission]

• When the internal SDA output level does not match the SDAn line (ACK is received) during transmission of NACK (ACKBT bit = 1 in ICMR3).

26.10.3 Slave Arbitration-Lost Detection (SALE Bit)

This function causes arbitration to be lost if the transmit data (internal SDA output level) and the level on the SDAn line do not match (high output as the internal SDA output, meaning the SDAn pin is in the high-impedance state), and the low level is detected on the SDAn line in slave transmit mode. This arbitration-lost detection function is mainly used when transmitting a UDID (Unique Device Identifier) over an SMBus.

When the IIC loses slave arbitration, the IIC is immediately released from the slave-matched state and enters slave receive mode. This function can detect conflicts of data during transmission of UDIDs over an SMBus and eliminates subsequent redundant processing for the transmission of 0xFF.

The IIC detects slave arbitration-lost when the following condition is met with the SALE bit in ICFER set to 1 (slave arbitration-lost detection enabled).

[Condition for slave arbitration-lost]

• When transmit data excluding acknowledge (internal SDA output level) does not match the SDAn line in slave transmit mode (MST and TRS bits = 01b in ICCR2).



Figure 26.44 Example of slave arbitration-lost detection when SALE = 1



26.11 Start, Restart, and Stop Condition Issuing Function

26.11.1 Issuing a Start Condition

The IIC issues a start condition when the ST bit in ICCR2 is set to 1. When the ST bit is set to 1, a start condition request is made, and the IIC issues a start condition when the BBSY flag in ICCR2 is 0 (bus free state). When a start condition is issued normally, the IIC automatically shifts to the master transmit mode.

To issue a start condition:

- 1. Drive the SDAn line low (high level to low level).
- 2. Ensure that the time set in ICBRH and the start condition hold time elapse.
- 3. Drive the SCLn line low (high level to low level).
- 4. Detect low level on the SCLn line and ensure the low-level period of the SCLn line set in ICBRL elapses.

26.11.2 Issuing a Restart Condition

The IIC issues a restart condition when the RS bit in ICCR2 is set to 1. When the RS bit is set to 1, a restart condition request is made, and the IIC issues a restart condition when the BBSY flag in ICCR2 is 1 (bus busy state) and the MST bit in ICCR2 is 1 (master mode).

To issue a restart condition:

- 1. Release the SDAn line.
- 2. Ensure the low-level period of the SCLn line set in ICBRL elapses.
- 3. Release the SCLn line (low level to high level).
- 4. Detect a high level on the SCLn line and ensure the time set in ICBRL and the restart condition setup time elapse.
- 5. Drive the SDAn line low (high level to low level).
- 6. Ensure the time set in ICBRH and the restart condition hold time elapse.
- 7. Drive the SCLn line low (high level to low level).
- 8. Detect a low level on the SCLn line and ensure the low-level period of the SCLn line set in ICBRL elapses.

Note: When issuing restart condition requests, write the slave address to ICDRT after confirming that ICCR2.RS = 0. Data written while ICCR2.RS = 1 is not forwarded because of the retransmission condition before the occurrence.



Figure 26.45 Start and restart condition issue timing using the ST and RS bits



Figure 26.46 shows the operation timing when a restart condition is issued after the master transmission.

[To issue a restart condition after the master transmission:]

- 1. Initialize the IIC using the procedure in section 26.3.2. Initial Settings.
- 2. Read the BBSY flag in ICCR2 to check that the bus is open, then set the ST bit in ICCR2 to 1 (start condition issuance request). On receiving the request, the IIC issues a start condition. At the same time, the BBSY and the START flags in ICSR2 are automatically set to 1 and the ST bit is automatically set to 0. If the start condition is detected and the internal levels for the SDA output state and the levels on the SDAn line match while the ST bit is 1, the IIC recognizes that a start condition is successfully issued as requested by the ST bit has been successfully completed. The MST and TRS bits in ICCR2 are automatically set to 1, placing the IIC in master transmit mode. The TDRE flag in ICSR2 is also automatically set to 1 when the TRS bit is set to 1.
- 3. Check that the TDRE flag in ICSR2 is 1, and then write the value for transmission (the slave address and the R/W# bit) to ICDRT. After the data for transmission is written to ICDRT, the TDRE flag is automatically set to 0, data is transferred from ICDRT to ICDRS, and the TDRE flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRS bit is automatically updated to select master transmit or master receive mode according to the value of the transmitted R/W# bit. If the value of the R/W# bit is 0, the IIC continues in master transmit mode. If the ICSR2.NACKF flag is 1 at this time, indicating that no slave device recognized the address or that there was an error in communications, write 1 to ICCR2.SP bit to issue a stop condition. To transmit data with an address in the 10-bit format, start by writing 1111 0b, the 2 upper bits of the slave address, and W to ICDRT as the first address transmission. Then, as the second address transmission, write the 8 lower bits of the slave address to ICDRT.
- 4. After confirming that the TDRE flag in ICSR2 is 1, write data for transmission to the ICDRT register. The IIC automatically holds the SCLn line low until data for transmission is ready, a restart condition is issued or a stop condition is issued.
- 5. After all bytes of data for transmission are written to the ICDRT register, wait until the value of the TEND flag in ICSR2 returns to 1. Then after checking that the START flag in ICSR2 is 1, set the START flag in ICSR2 to 0.
- 6. Set the RS bit in ICCR2 to 1 (restart condition issue request). On receiving the request, the IIC issues a restart condition.
- 7. After checking that the START flag in ICSR2 is 1, write the value for transmission (the slave address and the R/W# bit) to ICDRT.



Figure 26.46 Restart condition issue timing after master transmission.



26.11.3 Issuing a Stop Condition

The IIC issues a stop condition when the SP bit in ICCR2 is set to 1. When the SP bit is set to 1, a stop condition request is made, and the IIC issues a stop condition when the BBSY flag in ICCR2 is 1 (bus busy state) and the MST bit in ICCR2 is 1 (master mode).

To issue a stop condition:

- 1. Drive the SDAn line low (high level to low level).
- 2. Ensure the low-level period of the SCLn line set in ICBRL elapses.
- 3. Release the SCLn line (low level to high level).
- 4. Detect a high level on the SCLn line and ensure the time set in ICBRH and the stop condition setup time elapse.
- 5. Release the SDAn line (low level to high level).
- 6. Ensure the time set in ICBRL and the bus free time elapse.
- 7. Clear the BBSY flag to 0 to release the bus mastership.



Figure 26.47 Stop condition issue timing using the SP bit

26.12 Bus Hanging

If the clock signals from the master and slave devices are out of synchronization because of noise or other factors, the I²C bus might hang with a fixed level on the SCLn line or SDAn line.

To manage bus hanging, the IIC has a timeout function to detect hanging by monitoring the SCLn line, and a function for outputting an extra SCL clock cycle to release the bus from:

- A timeout function to detect hanging by monitoring the SCLn line
- The IIC reset function
- An internal reset function.

By checking the SCLO, SDAO, SCLI, and SDAI bits in ICCR1, it is possible to see whether the IIC or its communicating partner is placing the low level on the SCLn or SDAn line.

26.12.1 Timeout Function

The timeout function can detect when the SCLn line is stuck longer than the predetermined time. The IIC can detect an abnormal bus state by monitoring that the SCLn line is stuck low or high for a predetermined time.

The timeout function monitors the SCLn line state and counts the low- or high-level period using the internal counter. The timeout function resets the internal counter each time the SCLn line changes (rises or falls), but continues to count unless the SCLn line changes. If the internal counter overflows because no SCLn line changes, the IIC can detect the timeout and report the bus hung state.



This timeout function is enabled when the ICFER.TMOE bit is 1. It detects a hung state when the SCLn line is stuck low or high during the following conditions:

- The bus is busy (ICCR2.BBSY flag is 1) in master mode (ICCR2.MST bit is 1)
- The IIC slave address is detected (ICSR1 register is not 0x00) and the bus is busy (ICCR2.BBSY flag is 1) in slave mode (ICCR2.MST bit is 0)
- The bus is open (ICCR2.BBSY flag is 0) while a start condition is requested (ICCR2.ST bit is 1).

The internal counter of the timeout function uses the internal reference clock (IIC ϕ) set in the CKS[2:0] bits in ICMR1 as a count source. It functions as a 16-bit counter when long mode is selected (TMOS bit = 0 in ICMR2) or a 14-bit counter when short mode is selected (TMOS bit = 1).

The SCLn line level (low, high, or both levels) during which this counter is activated can be selected in the TMOH and TMOL bits in ICMR2. If both TMOL and TMOH bits are set to 0, the internal counter is disabled.



Figure 26.48 Timeout function using the TMOE, TMOS, TMOH, and TMOL bits

26.12.2 Extra SCL Clock Cycle Output Function

In master mode, this function outputs extra SCL clock cycles to release the SDAn line of the slave device from being held low because the master is out of synchronization with the slave device. This function is mainly used in master mode to release the SDAn line of the slave device from being fixed low by including extra cycles of SCL output from the IIC. It uses single cycles of the SCL clock for a bus error where the IIC cannot issue a stop condition because the slave device is holding the SDAn line at the low level. Do not use this function in normal situations. Using it when communications are proceeding correctly leads to malfunctions.

When the CLO bit in ICCR1 is set to 1 in master mode, a single cycle of the SCL clock at the frequency specified in the CKS[2:0] bits in ICMR1, and in the ICBRH and ICBRL registers, is output as an extra clock cycle. After output of this



single cycle of the SCL clock, the CLO bit is automatically set to 0. At this time, if ICCR2.BBSY = 1, the SCL pin goes low, and when ICCR2.BBSY = 0, the SCL pin goes high. After confirming that the CLO bit is 0 by software, write 1 to the CLO bit to output the additional clock continuously.

When the IIC module is in master mode and the slave device is holding the SDAn line low because synchronization with the slave device is lost because of effects like noise, the output of a stop condition is not possible. This function can be used to output extra cycles of SCL one by one to make the slave device release the SDAn line from being held low, and so recover the bus from an unusable state. Release of the SDAn line by the slave device can be monitored by reading the SDAI bit in ICCR1. After confirming the release of the SDAn line by the slave device, complete communications by reissuing the stop condition.

[Output conditions for using the CLO bit in ICCR1]

- When the bus is open (BBSY flag in ICCR2 = 0) or in master mode (MST bit = 1 and BBSY flag = 1 in ICCR2)
- When the communication device does not hold the SCLn line low.

Figure 26.49 shows the operation timing of the extra SCL clock cycle output function (CLO bit).



Figure 26.49 Extra SCL clock cycle output function using the CLO bit

26.12.3 IIC Reset and Internal Reset

The IIC module incorporates a function for resetting itself. It uses two types of resets:

- An IIC reset, which initializes all registers, including the BBSY flag in ICCR2.
- An internal reset, which releases the IIC from the slave-address matched state and initializes the internal counter while saving other settings.

After issuing a reset, always set the IICRST bit in ICCR1 to 0. Both types of resets are valid for release from bus-hung states, because both restore the output state of the SCLn and SDAn pins to the high-impedance state.

Issuing a reset during slave operation might lead to a loss of synchronization between the master device clock and the slave device clock, so avoid this when possible. In addition, monitoring of the bus state, such as for the presence of a start condition, is not possible during an IIC reset (ICE and IICRST bits = 01b in ICCR1).

For a detailed description of the IIC and internal resets, see section 26.15. State of Registers When Issuing Each Condition.

26.13 SMBus Operation

The IIC supports data communication conforming to the SMBus Specification (version 2.0). To perform SMBus communication, set the SMBS bit in ICMR3 to 1. To use the transfer rate within a range of 10 to 100 kbps of the SMBus standard, set the CKS[2:0] bits in ICMR1, the ICBRH, and ICBRL registers. In addition, specify the values in the DLCS bit in ICMR2 and the SDDL[2:0] bits in ICMR2 to meet the data hold time specification of 300 ns or more. When the IIC is used only as a slave device, the transfer rate setting is not required, but ICBRL must be set to a value longer than the data setup time (250 ns).

For the SMBus device default address (1100 001b), use one of the slave address registers L0 to L2 (SARL0, SARL1, and SARL2), and set the associated FS bit (7- or 10-bit address format select) in SARUy (y = 0 to 2) to 0 (7-bit address format).



When transmitting the UDID (Unique Device Identifier), set the SALE bit in ICFER to 1 to enable the slave arbitration-lost detection function.

26.13.1 SMBus Timeout Measurement

(1) Measuring slave device timeout

The following period (timeout interval: T_{LOW: SEXT}) must be measured for slave devices in SMBus communication:

• From start condition to stop condition.

To measure timeout for slave devices, measure the period from start condition detection to stop condition detection with the GPT using the IIC start condition detection interrupt (STIn) and stop condition detection interrupt (SPIn). The measured timeout period must be within the total clock low-level period [slave device] $T_{LOW: SEXT}$: 25 ms (maximum) of the SMBus standard.

If the time measured with the GPT exceeds the clock low-level detection timeout $T_{TIMEOUT}$: 25 ms (minimum) of the SMBus standard, the slave device must release the bus by writing 1 to the IICRST bit in ICCR1 to issue an internal reset of the IIC. When an internal reset is issued, the IIC stops driving the bus for the SCLn and SDAn pins, making them output high-impedance, which releases the bus.

(2) Measuring master device timeout

The following periods (timeout interval: TLOW: MEXT) must be measured for master devices in SMBus communication:

- From start condition to acknowledge bit
- Between acknowledge bits
- From acknowledge bit to stop condition.

To measure timeout for master devices, measure these periods with the GPT using the IIC start condition detection interrupt (STIn), stop condition detection interrupt (SPIn), transmit end interrupt (IICn_TEI), or receive data full interrupt (IICn_RXI). The measured timeout period must be within the total clock low-level extended period (master device) $T_{LOW:}$ MEXT: 10 ms (maximum) of the SMBus standard, and the total of all $T_{LOW: MEXT}$ values from start condition to stop condition must be within $T_{LOW: SEXT}$: 25 ms (maximum).

For the ACK receive timing (rising edge of the 9th SCL clock cycle), monitor the TEND flag in ICSR2 in master transmit mode (master transmitter) and the RDRF flag in ICSR2 in master receive mode (master receiver). Perform byte-wise transmit operations in master transmit mode, and hold the RDRFS bit in ICMR3 at 0 until the byte immediately before reception of the final byte in master receive mode. While the RDRFS bit is 0, the RDRF flag is set to 1 on the rising edge of the 9th SCL clock cycle.

If the period measured with the GPT exceeds the total clock low-level extended period (master device) $T_{LOW: MEXT}$: 10 ms (maximum) of the SMBus standard or the total of measured periods exceeds the clock low-level detection timeout $T_{TIMEOUT}$: 25 ms (minimum) of the SMBus standard, the master device must stop the transaction by issuing a stop condition. In master transmit mode, immediately stop the transmit operation (stop writing data to ICDRT).





Figure 26.50 SMBus timeout measurement

26.13.2 Packet Error Code (PEC)

The MCU provides a CRC calculator that enables transmission of a Packet Error Code (PEC) or allows checking of the received data in SMBus data communication for the IIC. For the CRC-generating polynomials of the CRC calculator, see section 29, Cyclic Redundancy Check (CRC).

In master transmit mode, the PEC data can be generated by writing all transmit data to the CRC Data Input Register (CRCDIR) in the CRC calculator.

In master receive mode, the PEC data can be checked by writing all receive data to CRCDIR in the CRC calculator and comparing the obtained value in the CRC Data Output Register (CRCDOR) with the received PEC data.

To send ACK or NACK based on the match or mismatch result when the final byte is received as a result of the PEC code check, set the RDRFS bit in ICMR3 to 1 before the rising edge of the 8th SCL clock cycle during reception of the final byte, and hold the SCLn line low on the falling edge of the 8th clock cycle.

26.13.3 SMBus Host Notification Protocol (Notify ARP Master Command)

In communicating over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or ARP master) of its own slave address, or to request its own slave address from the SMBus host.

For a product using the MCU to operate as an SMBus host or ARP master, the host address (0001 000b) sent from the slave device must be detected as a slave address, and so the IIC provides a function for detecting the host address. To detect the host address as a slave address, set the SMBS bit in ICMR3 and the HOAE bit in ICSER to 1. Operation after the host address is detected is the same as normal slave operation.

26.14 Interrupt Sources

The IIC issues five types of interrupt requests:

- Transfer error or event generation (arbitration-lost, NACK detection, timeout detection, start condition detection, and stop condition detection)
- Receive data full
- Transmit data empty
- Transmit end
- Address match during wakeup function

Table 26.10 lists details about the interrupt requests. The receive data full and transmit data empty interrupts can activate data transfer by the DTC.



Symbol	Interrupt source	Interrupt flag	DTC activation	Interrupt condition
IICn_EEI ^{*5}	Transfer error or event occurrence	AL	Not possible	AL = 1, ALIE = 1
		NACKF		NACKF = 1, NAKIE = 1
		TMOF		TMOF = 1, TMOIE = 1
		START		START = 1, STIE = 1
		STOP		STOP = 1, SPIE = 1
IICn_RXI ^{*2 *5}	Receive data full	RDRF	Possible	RDRF = 1, RIE = 1
IICn_TXI ^{*1 *5}	Transmit data empty	RDRF	Possible	TDRE = 1, TIE = 1
IICn_TEI ^{*3 *5}	Transmit end	TEND	Not possible	TEND = 1, TEIE = 1
IIC0_WUI ^{*4}	Slave address match during wakeup function	WUF	Not possible	Slave address match Slave receive complete RWAK operation ASY0 = 1 WUIE = 1

Table 26.10Interrupt sources

Note: There is a delay between the execution of a write instruction for a peripheral module by the CPU and the actual writing to the module. When an interrupt flag is cleared or masked, read the relevant flag again to check whether clearing or masking is complete, then return from interrupt handling. Not doing so creates the possibility of repeated processing of the same interrupt.

Note 1. Because IICn_TXI is edge-detected, it does not require clearing. Additionally, the TDRE flag in ICSR2 (condition for IICn_TXI) is automatically set to 0 when transmit data is written to the ICDRT register or a stop condition is detected (STOP flag = 1 in ICSR2). Note 2. Because IICn_RXI is edge-detected, it does not require clearing. Additionally, the RDRF flag in ICSR2 (condition for IICn_RXI) is

automatically set to 0 when data is read from ICDRR. Note 3. When using the IICn_TEI interrupt, clear the TEND flag in ICSR2 in the IICn_TEI interrupt handling. The TEND flag in ICSR2

automatically is set to 0 when transmit data is written to the ICDRT register or a stop condition is detected (STOP flag = 1 in ICSR2).

Note 4. Only channel 0 has a wakeup function, so IIC0_WUI is for channel 0 only.

Note 5. Channel number (n = 0, 1).

Clear or mask each flag during interrupt handling.

26.14.1 Buffer Operation for IICn_TXI and IICn_RXI Interrupts

If the conditions for generating an IICn_TXI or IICn_RXI interrupt are satisfied while the associated IR flag is 1, the interrupt request is not output for the ICU but is saved internally. One request per source can be saved internally.

An interrupt request that is saved in the ICU is output when the ICU.IELSRn.IR flag becomes 0. Internally saved interrupt requests are automatically cleared under normal conditions. They can also be cleared by writing 0 to the interrupt enable bit within the associated peripheral module.

26.15 State of Registers When Issuing Each Condition

The IIC has two dedicated resets, IIC reset and Internal reset. Table 26.11 lists the registers states when issuing each condition.

Table 26.11Register states when issuing each condition (1 of 2)

Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection
ICCR1	ICE, IICRST	In reset	Saved	Saved	Saved	Saved
	SCLO, SDAO		In reset	In reset		
	Others			Saved		
ICCR2	BBSY	In reset	In reset	Saved	Set	In reset
	ST, RS			In reset	In reset	Saved
	SP					In reset
	TRS				Set or saved	
	MST					



Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection
ICMR1	BC[2:0]	In reset	In reset	In reset	In reset	Saved
	Others			Saved	Saved	
ICMR2		In reset	In reset	Saved	Saved	Saved
ICMR3	ACKBT	In reset	In reset	Saved	Saved	In reset
	Others					Saved
ICFER		In reset	In reset	Saved	Saved	Saved
ICSER		In reset	In reset	Saved	Saved	Saved
ICIER		In reset	In reset	Saved	Saved	Saved
ICSR1		In reset	In reset	In reset	Saved	In reset
ICSR2	TEND	In reset	In reset	In reset	Saved	In reset
	TDRE				Set or saved	
	START				Set	
	STOP				Saved	Set
	Others				Saved	Saved
ICWUR		In reset	In reset	Saved	Saved	Saved
SARL0, SAF SARU0, SA	RL1, SARL2 RU1, SARU2	In reset	In reset	Saved	Saved	Saved
ICBRH, ICB	RL	In reset	In reset	Saved	Saved	Saved
ICDRT		In reset	In reset	Saved	Saved	Saved
ICDRR		In reset	In reset	Saved	Saved	Saved
ICDRS		In reset	In reset	In reset	Saved	Saved
Timeout fun	ction	In reset	In reset	In reset	Operating	Operating
Bus free tim	e measurement	In reset	In reset	Operating	Operating	Operating
ICWUR2	WUSEN	In reset	In reset	Saved	Saved	Saved
	Others]				Saved or set or reset

Table 26.11	Register states	when issuing ea	ch condition (2 of 2)
-------------	-----------------	-----------------	-----------------------

26.16 Event Link Output

The IIC0 module handles the event output for the Event Link Controller (ELC) for the following sources:

(1) Transfer error event

When a transfer error event occurs, the associated event signal can be output to another module by the ELC.

(2) Receive data full

When a receive data register becomes full, the associated event signal can be output to another module by the ELC.

(3) Transmit data empty

When a transmit data register becomes empty, the associated event signal can be output to another module by the ELC.

(4) Transmit end

On completion of the transfer, the associated event signal can be output to another module by the ELC.

26.16.1 Interrupt Handling and Event Linking

Each of the IIC interrupt types (see Table 26.10) has an enable bit to control enabling and disabling of the associated interrupt signal. An interrupt request signal is output to the CPU when an interrupt source condition is satisfied while the associated enable bit is set.



The associated event link output signals are sent to other modules as event signals by the ELC when the interrupt source conditions are satisfied, regardless of the interrupt enable bit settings. For details on interrupt sources, see Table 26.10.

26.17 Usage Notes

26.17.1 Settings for the Module-Stop Function

The Module Stop Control Register B (MSTPCRB) can enable or disable IIC operation. The IIC is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

26.17.2 Notes on Starting Transfer

If the IR flag associated with the IIC interrupt is 1 when transfer is started (ICCR1.ICE bit = 1), follow the procedure in this section to clear the interrupts before enabling operations. Starting transfer with the IR flag set to 1 while the ICCR1.ICE bit is 1 leads to an interrupt request being internally saved after transfer starts, and this can lead to unexpected behavior of the IR flag.

To clear interrupts before starting transfer operation:

- 1. Confirm that the ICCR1.ICE bit is 0.
- 2. Set the relevant interrupt enable bits, such as ICIER.TIE to 0.
- 3. Read the relevant interrupt enable bits, such as ICIER.TIE, and confirm that the value is 0.
- 4. Set the IR flag to 0.



27. Controller Area Network (CAN) Module

27.1 Overview

The Controller Area Network (CAN) module uses a message-based protocol to receive and transmit data between multiple slaves and masters in electromagnetically noisy applications. The module complies with the ISO 11898-1 (CAN 2.0A/CAN 2.0B) standard and supports up to 32 mailboxes, which can be configured for transmission or reception in normal mailbox and FIFO modes. Both standard (11-bit) and extended (29-bit) messaging formats are supported. The CAN module requires an additional external CAN transceiver.

Table 27.1 lists the CAN specifications and Figure 27.1 shows a block diagram.

Parameter	Specifications
Data transfer rate	ISO11898-1-compliant for standard and extended frames
Bit rate	Data transfer rate programmable up to 1 Mbps (fCAN ≥ 8 MHz) fCAN: CAN clock source
Message box	 32 mailboxes, with two selectable mailbox modes Normal mode: 32 mailboxes independently configurable for either transmission or reception FIFO mode: 24 mailboxes independently configurable for either transmission or reception, with remaining mailboxes used for receive (RX) and transmit (TX) 4-stage FIFOs
Reception	 Support for data frame and remote frame reception Reception ID format selectable to only standard ID, only extended ID, or mixed IDs Programmable one-shot reception function Selectable between overwrite mode (unread message overwritten) and overrun mode (unread message saved) Reception complete interrupt independently enabled or disabled for each mailbox
Acceptance filter	 Eight acceptance masks (one for every four mailboxes) Masks independently enabled or disabled for each mailbox
Transmission	 Support for data frame and remote frame transmission Transmission ID format selectable to only standard ID, only extended ID, or mixed IDs Programmable one-shot transmission function Broadcast messaging function Priority mode selectable based on message ID or mailbox number Support for transmission request abort, with abort completion confirmed in status flag Transmission complete interrupt independently enabled or disabled for each mailbox
Mode transition for bus-off recovery	Mode transition for the recovery from the bus-off state selectable to: ISO11898-1 specification-compliant Automatic invoking of CAN halt mode on bus-off entry Automatic invoking of CAN halt mode on bus-off end Invoking of CAN halt mode through the software Transition to error-active state through the software
Error status monitoring	 Monitoring of CAN bus errors, including stuff error, form error, ACK error, 15-bit CRC error, bit error, and ACK delimiter error Detection of transition to error states, including error-warning, error-passive, bus-off entry, and bus-off recovery Supports reading of error counters
Time stamping	 Time stamp function using a 16-bit counter Reference clock selectable to 1-bit, 2-bit, 4-bit, and 8-bit time periods
Interrupt function	Support for five interrupt sources: • Reception complete • Transmission complete • Receive FIFO • Transmit FIFO • Error interrupts
CAN sleep mode	CAN clock stopped to reduce power consumption

Table 27.1CAN specifications (1 of 2)



Table 27.1	CAN specifications	(2	of	2)	1
------------	--------------------	----	----	----	---

Parameter	Specifications
Software support unit	 Three software support units: Acceptance filter support Mailbox search support, including receive mailbox search, transmit mailbox search, and message lost search Channel search support
CAN clock source	CANMCLK
Test mode	Three test modes available for evaluation purposes: Listen-only mode Self-test mode 0 (external loopback) Self-test mode 1 (internal loopback)



Figure 27.1 CAN module block diagram

The CAN module includes the following blocks:

- CAN input and output pins CRXi and CTXi (i = 0)
- Protocol controller

Handles CAN protocol processing such as bus arbitration, bit timing during transmission and reception, stuffing, and error handling.

Mailboxes

Consists of 32 mailboxes, which can be configured as either transmit or receive. Each mailbox has an individual ID, data length code (DLC), data field (8 bytes), and a time stamp.

• Acceptance filter



Performs filtering of received messages. MKR0 to MKR7 are used for the filtering process.

• Timer

Used for the time stamp function. The timer value when a message is stored in the mailbox is written as the time stamp value.

- Interrupt generator for five types of interrupts:
 - CANi reception complete interrupt
 - CANi transmission complete interrupt
 - CANi receive FIFO interrupt
 - CANi transmit FIFO interrupt
 - CANi error interrupt

Table 27.2 lists the CAN module pins. These pins are multiplexed with other signals on the MCU. For details, see section 17, I/O Ports.

Table 27.2 CAN module I/O pins (i = 0)

Pin name	I/O	Function
CRXi	Input	Data receive
СТХі	Output	Data transmit

27.2 Register Descriptions

27.2.1 CTLR : Control Register

Base address:	CAN0 = 0x4005_0000
Offset address:	0x840

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		_	RBOC	BOM	I[1:0]	SLPM	CAN	M[1:0]	TSPS	6[1:0]	TSRC	TPM	MLM	IDFN	1[1:0]	MBM
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	МВМ	CAN Mailbox Mode Select ^{*1} 0: Normal mailbox mode 1: FIFO mailbox mode	R/W
2:1	IDFM[1:0]	 ID Format Mode Select^{*1} 0 0: Standard ID mode All mailboxes, including FIFO mailboxes, handle only standard IDs 0 1: Extended ID mode All mailboxes, including FIFO mailboxes, handle only extended IDs 1 0: Mixed ID mode All mailboxes, including FIFO mailboxes, handle both standard and extended IDs. In normal mailbox mode, use the associated IDE bit to differentiate standard and extended IDs. In FIFO mailbox mode, the associated IDE bits are used for mailboxes 0 to 23 the UPE bits in FIDCPR0 and FIDCPR1 are used for the receiver 	R/W
		FIFO, and the IDE bit associated with mailbox 24 is used for the transmit FIFO. 1 1: Setting prohibited	
3	MLM	Message Lost Mode Select ^{*1} 0: Overwrite mode 1: Overrun mode	R/W
4	ТРМ	Transmission Priority Mode Select ^{*1} 0: ID priority transmit mode 1: Mailbox number priority transmit mode	R/W



Bit	Symbol	Function	R/W
5	TSRC	Time Stamp Counter Reset Command ^{*4} 0: Do not reset time stamp counter	R/W
		1: Reset time stamp counter ^{*3}	
7:6	TSPS[1:0]	Time Stamp Prescaler Select ^{*1}	R/W
		0 0: Every 1-bit time	
		0 1: Every 2-bit time	
		1 0: Every 4-bit time 1 1: Every 8-bit time	
9:8	CANM[1:0]	CAN Operating Mode Select ^{*5}	R/W
		0 0: CAN operation mode	
		0 1: CAN reset mode	
		1 0: CAN halt mode	
		1 1: CAN reset mode (forced transition)	_
10	SLPM	CAN Sleep Mode ^{*5 *6}	R/W
		0: All other modes	
		1: CAN sleep mode	
12:11	BOM[1:0]	Bus-Off Recovery Mode ^{*1}	R/W
		0 0: Normal mode (ISO11898-1-compliant)	
		0 1: Enter CAN halt mode automatically on entering bus-off state	
		1 0: Enter CAN halt mode automatically at the end of bus-off state	
		1 1: Enter CAN halt mode during bus-off recovery period through a software request	_
13	RBOC	Forcible Return from Bus-Off ^{*2}	R/W
		0: No return occurred	
		1: Forced return from bus-off state ^{*3}	
15:14	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. Write to the BOM[1:0], TSPS[1:0], TPM, MLM, IDFM[1:0], and MBM bits in CAN reset mode.

Note 2. Set the RBOC bit to 1 in the bus-off state.

Note 3. This bit is automatically set to 0 after being set to 1. It should read as 0.

Note 4. Set the TSRC bit to 1 in CAN operation mode.

Note 5. When the CANM[1:0] and SLPM bits are changed, check STR to ensure that the mode is switched. Do not change the CANM[1:0] bits or SLPM bit until the mode is switched.

Note 6. Write to the SLPM bit in CAN reset mode or CAN halt mode. When changing the SLPM bit, write 0 or 1 only to the SLPM bit.

MBM bit (CAN Mailbox Mode Select)

When the MBM bit is 0 (normal mailbox mode), mailboxes 0 to 31 are configured as transmit or receive mailboxes. When the MBM bit is 1 (FIFO mailbox mode):

- Mailboxes 0 to 23 are configured as transmit or receive mailboxes
- Mailboxes 24 to 27 are configured as transmit FIFO
- Mailboxes 28 to 31 are configured as receive FIFO

Transmit data is written into mailbox 24, a window mailbox for the transmit FIFO. Receive data is read from mailbox 28, a window mailbox for the receive FIFO.

Table 27.3 lists the mailbox configuration.

IDFM[1:0] bits (ID Format Mode Select)

The IDFM[1:0] bits specify the ID format.

MLM bit (Message Lost Mode Select)

The MLM bit specifies the operation when a new message is captured in an unread mailbox. Overwrite mode or overrun mode can be selected. In both cases, the mode applies to all mailboxes, including the receive FIFO.

When the MLM bit is 0, all mailboxes are set to overwrite mode. Any new message received overwrites the pre-existing message.

When the MLM bit is 1, all mailboxes are set to overrun mode. Any new message received does not overwrite the preexisting message, and it is discarded.



TPM bit (Transmission Priority Mode Select)

The TPM bit specifies the priority when transmitting messages. ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox number priority transmission.

When TPM is 0, ID priority transmit mode is selected and transmission priority is arbitrated as defined in the ISO11898-1 CAN specification. In ID priority transmit mode, mailboxes 0 to 31 (in normal mailbox mode), and mailboxes 0 to 23 (in FIFO mailbox mode), and the transmit FIFO are compared for the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.

Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.

When TPM is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (0 to 23).

TSRC bit (Time Stamp Counter Reset Command)

The TSRC bit resets the time stamp counter. When it is set to 1, TSR is set to 0x0000. TSRC is set to 0 automatically.

TSPS[1:0] bits (Time Stamp Prescaler Select)

The TSPS[1:0] bits select the prescaler for the time stamp. The reference clock for the time stamp can be selected to 1- bit, 2-bit, 4-bit, or 8-bit time periods.

CANM[1:0] bits (CAN Operating Mode Select)

The CANM[1:0] bits select one of the following modes for the CAN module:

- CAN operation mode
- CAN reset mode
- CAN halt mode

The CAN sleep mode is set in the SLPM bit. For details, see section 27.3. Operation Modes.

When the CAN module enters CAN halt mode based on the BOM[1:0] setting, the CANM[1:0] bits are automatically set to 10b.

SLPM bit (CAN Sleep Mode)

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode. When the SLPM bit is set to 0, the CAN module exits CAN sleep mode. For details, see section 27.3. Operation Modes.

BOM[1:0] bits (Bus-Off Recovery Mode)

The BOM[1:0] bits select bus-off recovery mode for the CAN module.

When the BOM[1:0] bits are 00b, the recovery from bus-off is compliant with the ISO11898-1 CAN specification. The CAN module recovers CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request occurs when recovering from bus-off.

When the BOM[1:0] bits are 01b and the CAN module reaches the bus-off state, the CANM[1:0] bits in CTLR are set to 10b to enter CAN halt mode. No bus-off recovery interrupt request occurs when recovering from bus-off, and TECR and RECR are set to 0x00.

When the BOM[1:0] bits are 10b, the CANM[1:0] bits are set to 10b as soon as the CAN module reaches the bus-off state. The CAN module enters CAN halt mode after the recovery from the bus-off state, and after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request occurs when recovering from bus-off, and TECR and RECR are set to 0x00.

When the BOM[1:0] bits are 11b, the CAN module enters CAN halt mode by setting the CANM[1:0] bits to 10b while the CAN module is still in the bus-off state. No bus-off recovery interrupt request occurs when recovering from bus-off, and TECR and RECR are set to 0x00. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM[1:0] bits are set to 10b, a bus-off recovery interrupt request is generated.

If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM[1:0] bits are 01b, or at bus-off end when the BOM[1:0] bits are 10b), then the CPU request has higher priority.



RBOC bit (Forcible Return from Bus-Off)

When the RBOC bit is set to 1 in the bus-off state, the CAN module forcibly exits the bus-off state. It is set to 0 automatically, and the error state changes from bus-off to error-active. When the RBOC bit is set to 1, RECR and TECR are set to 0x00 and the BOST bit in STR is set to 0, indicating that the CAN module is not in bus-off state. The other registers remain unchanged when RBOC is set to 1. No bus-off recovery interrupt request occurs by this recovery from the bus-off state. Use the RBOC bit only when the BOM[1:0] bits are 00b (normal mode).

Table 27.3 Mailbox configuration

Mailbox	MBM bit = 0 (normal mailbox mode)	MBM bit = 1 (FIFO mailbox mode) ^{*1 *2 *3 *4 *5}
Mailboxes 0 to 23	Normal mailbox	Normal mailbox
Mailboxes 24 to 27		Transmit FIFO
Mailboxes 28 to 31		Receive FIFO

Note 1. The transmit FIFO is controlled by TFCR. The MCTL_TX[j] registers associated with mailboxes 24 to 27 are disabled. MCTL_TX[24] to MCTL_TX[27] cannot be used by the transmit FIFO.

Note 2. The receive FIFO is controlled by RFCR. The MCTL_RX[j] registers associated with mailboxes 28 to 31 are disabled. MCTL_RX[28] to MCTL_RX[31] cannot be used by the receive FIFO.

Note 3. See the MIER_FIFO description for information on the FIFO interrupts.

Note 4. The bits in MKIVLR associated with mailboxes 24 to 31 are disabled. Set these bits to 0.

Note 5. The transmit and receive FIFOs can be used for both data frames and remote frames.

27.2.2 BCR : Bit Configuration Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x844

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:		TSEG	1[3:0]		_	_					BRP	[9:0]				
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	—	_	SJW	/[1:0]	_	TSEG2[2:0]			_	_		_	_	—	—	CCLK S
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	CCLKS	CAN Clock Source Selection 0: Reserved 1: CANMCLK (generated by the main clock oscillator)	R/W
7:1	—	These bits are read as 0. The write value should be 0.	R/W
10:8	TSEG2[2:0]	Time Segment 2 Control 0 0 0: Setting prohibited 0 0 1: 2 Tq 0 1 0: 3 Tq 0 1 1: 4 Tq 1 0 0: 5 Tq 1 0 1: 6 Tq 1 1 0: 7 Tq 1 1 1: 8 Tq	R/W
11	—	This bit is read as 0. The write value should be 0.	R/W
13:12	SJW[1:0]	Synchronization Jump Width Control 0 0: 1 Tq 0 1: 2 Tq 1 0: 3 Tq 1 1: 4 Tq	R/W
15:14	-	These bits are read as 0. The write value should be 0.	R/W


Bit	Symbol	Function	R/W
25:16	BRP[9:0]	Baud Rate Prescaler Select ^{*1} These bits set the frequency of the CAN communication clock (fCANCLK).	R/W
27:26	—	These bits are read as 0. The write value should be 0.	R/W
31:28	TSEG1[3:0]	Time Segment 1 Control 0x3: 4 Tq 0x4: 5 Tq 0x5: 6 Tq 0x6: 7 Tq 0x7: 8 Tq 0x8: 9 Tq 0x9: 10 Tq 0xA: 11 Tq 0xB: 12 Tq 0xC: 13 Tq 0xE: 15 Tq 0xF: 16 Tq 0xF: Setting prohibited	R/W

Note: Tq: Time Quantum

Note 1. Do not select a value less than or equal to 1 while the SCKSCR.CKSEL[2:0] bits are 011b (selecting the main clock oscillator).

For details about setting the bit timing, see section 27.4. Data Transfer Rate Configuration. Set BCR before entering CAN halt or CAN operation mode from CAN reset mode. After the setting is made once, this register can be written to in CAN reset or CAN halt mode. A 32-bit read/write accesses must be performed carefully so as not to change bits [7:0].

CCLKS bit (CAN Clock Source Selection)

The CCLKS bit selects CAN clock source. This bit must be set to 1 when using the CAN module.

TSEG2[2:0] bits (Time Segment 2 Control)

The TSEG2[2:0] bits specify the length of the phase buffer segment 2 (PHASE_SEG2) with a Tq value. A value from 2 to 8 Tq can be set. Set a value smaller than that in the TSEG1[3:0] bits.

SJW[1:0] bits (Synchronization Jump Width Control)

The SJW[1:0] bits specify the synchronization jump width with a Tq value. A value from 1 to 4 Tq can be set. Set a value smaller than or equal to that in the TSEG2[2:0] bits.

BRP[9:0] bits (Baud Rate Prescaler Select)

The BRP[9:0] bits set the frequency of the CAN communication clock (fCANCLK). The fCANCLK cycle is 1 Tq. If the setting is P (0 to 1023), the baud rate prescaler divides fCAN by P + 1.

TSEG1[3:0] bits (Time Segment 1 Control)

The TSEG1[3:0] bits specify the total length of the propagation time segment (PROP_SEG) and phase buffer segment 1 (PHASE_SEG1) with a time quantum (Tq) value. A value from 4 to 16 Tq can be set.

27.2.3 MKR[k] : Mask Register k (k = 0 to 7)

Base address:	CA	N0 =	0x4	005_	000	0																										
Offset address:	0x4	-00 +	0x0	4 × k	(
Bit position:	31	30	29	28										18	17																	0
Bit field:	_	_	_					SII	D[10	:0]													EID[17:0]								
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х



Bit	Symbol	Function	R/W
17:0	EID[17:0]	Extended ID 0: Do not compare associated EID[17:0] bits 1: Compare associated EID[17:0] bits	R/W
28:18	SID[10:0]	Standard ID 0: Do not compare associated SID[10:0] bits 1: Compare associated SID[10:0] bits	R/W
31:29	—	The read values are undefined. The write value should be 0.	R/W

For the mask function in FIFO mailbox mode, see section 27.6. Acceptance Filtering and Masking Functions.

Write to MKR0 to MKR7 in CAN reset mode or CAN halt mode.

EID[17:0] bits (Extended ID)

The EID[17:0] bits are the filter mask bits associated with the CAN extended ID bits. They are used to receive extended ID messages. When an EID[17:0] bit is set to 0, the received ID is not compared with the associated mailbox ID. When an EID[17:0] bit is set to 1, the received ID is compared with the associated mailbox ID.

SID[10:0] bits (Standard ID)

The SID[10:0] bits are the filter mask bits associated with the CAN standard ID bits. They are used to receive both standard ID and extended ID messages. When an SID[10:0] bit is set to 0, the received ID is not compared with the associated mailbox ID. When an SID[10:0] bit is set to 1, the received ID is compared with the associated mailbox ID.

27.2.4 FIDCRk : FIFO Received ID Compare Register k (k = 0, 1)

Base address: CAN0 = 0x4005_0000 Offset address: 0x420 + 0x04 × k Bit position: 31 30 29 28 18 17 0 R ID Bit field т SID[10:0] EID[17:0] F R Value after reset: x х х х х х х х х х х х х х х х х

Bit	Symbol	Function	R/W
17:0	EID[17:0]	Extended ID of data and remote frames	R/W
28:18	SID[10:0]	Standard ID of data and remote frames	R/W
29	—	The read value is undefined. The write value should be 0.	R/W
30	RTR	Remote Transmission Request	R/W
		0: Data frame	
		1: Remote frame	
31	IDE	ID Extension ^{*1}	R/W
		0: Standard ID	
		1: Extended ID	

Note 1. The IDE bit is enabled when the CTLR.IDFM[1:0] bits are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, only write 0 to IDE. It reads as 0.

FIDCR0 and FIDCR1 are enabled when the MBM bit in CTLR is set to 1 (FIFO mailbox mode). In this mode, the EID[17:0], SID[10:0], RTR, and IDE bits in mailboxes 28 to 31 are disabled. Write to FIDCR0 and FIDCR1 in CAN reset mode or CAN halt mode. For information on using FIDCR0 and FIDCR1, see section 27.6. Acceptance Filtering and Masking Functions.

EID[17:0] bits (Extended ID of data and remote frames)

The EID[17:0] bits set the extended ID of data frames and remote frames. These bits are used to receive extended ID messages.



SID[10:0] bits (Standard ID of data and remote frames)

The SID[10:0] bits set the standard ID of data frames and remote frames. These bits are used to receive both standard ID and extended ID messages.

RTR bit (Remote Transmission Request)

The RTR bit sets the frame format to data frames or remote frames:

- When the RTR bits in both FIDCR0 and FIDCR1 registers are set to 0, only data frames are received
- When the RTR bits in both FIDCR0 and FIDCR1 registers are set to 1, only remote frames are received
- When the RTR bits in both FIDCR0 and FIDCR1 registers are set to different values, both data frames and remote frames are received

IDE bit (ID Extension)

The IDE bit sets the ID format to standard ID or extended ID. The IDE bit is enabled when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode):

- When the IDE bits in both FIDCR0 and FIDCR1 registers are set to 0, only standard ID frames are received
- When the IDE bits in both FIDCR0 and FIDCR1 registers are set to 1, only extended ID frames are received
- When the IDE bits in both FIDCR0 and FIDCR1 registers are set to different values, both standard ID and extended ID frames are received

27.2.5 MKIVLR : Mask Invalid Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x428

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	х	х	х	х	х	x	х	х	х	х	х	х	х	х	х	x
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

Bit	Symbol	Function	R/W
31:0	MB31 to MB0	Mask Invalid	R/W
		0: Mask valid	
		1: Mask invalid	

Each bit in MKIVLR is associated with a mailbox of the same number. Bit [0] in MKIVLR corresponds to mailbox 0 (MB0), and bit [31] corresponds to mailbox 31 (MB31).^{*1}

When a bit is set to 1, the associated acceptance mask register becomes invalid for the associated mailbox. When a mask invalid bit is set to 1, a message is received by the associated mailbox only if the receive message ID matches the mailbox ID exactly.

Write to MKIVLR in CAN reset or halt mode.

Note 1. Set bits [31:24] to 0 in FIFO mailbox mode.

27.2.6 Mailbox Registers

Table 27.4 lists the CANi mailbox memory mapping, and Table 27.5 lists the CAN data frame configuration.

The value of the CANi mailbox after reset is undefined.

Write to MBj_ID, MBj_DL, MBj_Dm, and MBj_TS only when the related MCTL_TX[j] or MCTL_RX[j] register (j = 0 to 31) is 0x00 and the associated mailbox is not processing an abort request.



See Table 27.4 for detailed on register addresses.

Address	Message content
CANn (n = 0)	Memory mapping
0x4005_0200 + 1000 × n + 16 × j + 0	IDE, RTR, SID10 to SID6
0x4005_0200 + 1000 × n + 16 × j + 1	SID5 to SID0, EID17, EID16
0x4005_0200 + 1000 × n + 16 × j + 2	EID15 to EID8
0x4005_0200 + 1000 × n + 16 × j + 3	EID7 to EID0
0x4005_0200 + 1000 × n + 16 × j + 4	_
0x4005_0200 + 1000 × n + 16 × j + 5	Data length code (DLC[3:0])
0x4005_0200 + 1000 × n + 16 × j + 6	Data byte 0
0x4005_0200 + 1000 × n + 16 × j + 7	Data byte 1
0x4005_0200 + 1000 × n + 16 × j + 8	Data byte 2
0x4005_0200 + 1000 × n + 16 × j + 9	Data byte 3
0x4005_0200 + 1000 × n + 16 × j + 10	Data byte 4
0x4005_0200 + 1000 × n + 16 × j + 11	Data byte 5
0x4005_0200 + 1000 × n + 16 × j + 12	Data byte 6
0x4005_0200 + 1000 × n + 16 × j + 13	Data byte 7
0x4005_0200 + 1000 × n + 16 × j + 14	Time stamp upper byte
0x4005_0200 + 1000 × n + 16 × j + 15	Time stamp lower byte

Table 27.5 CAN data frame configuration

SID10 to SID6 SID5 to SID0 EID17 to EID16 EID15 to EID8 EID7 to EID0 DLC3 to DLC1 DATA0 DATA1 DA	SID10 to SID6	SID5 to SID0	EID17 to EID16	EID15 to EID8	EID7 to EID0	DLC3 to DLC1	DATA0	DATA1		DATA7
--	---------------	--------------	----------------	---------------	--------------	--------------	-------	-------	--	-------

The previous value of each mailbox is retained unless a new message is received.

27.2.6.1 MBj_ID : Mailbox ID Register j (j = 0 to 31)

Base address:	CAN0 =	0x4005	_0000													
Offset address:	0x200 +	- 0x10 × j	i													
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	IDE	RTR	_						SID[10:0]						EID[17:0]
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	x	x
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		EID[17:0]														
Value after reset:	x	x	x	x	x	х	х	x	x	x	x	х	x	x	x	0

Bit	Symbol	Function	R/W
17:0	EID[17:0]	Extended ID of data and remote frames ^{*1}	R/W
28:18	SID[10:0]	Standard ID of data and remote frames	R/W
29	—	The read value is undefined. The write value should be 0.	R/W
30	RTR	Remote Transmission Request	R/W
		0: Data frame 1: Remote frame	



Bit	Symbol	Function	R/W
31	IDE	ID Extension ^{*2}	R/W
		0: Standard ID 1: Extended ID	

Note 1. If the mailbox receives a standard ID message, the EID bits in the mailbox are undefined.

Note 2. The IDE bit is enabled when the CTLR.IDFM[1:0] bits are 10b (mixed ID mode). When the IDFM[1:0] bits are not 10b, only write 0 to IDE. It reads as 0.

EID[17:0] bits (Extended ID of data and remote frames)

The EID[17:0] bits set the extended ID of data frames and remote frames. They are used to transmit or receive extended ID messages.

SID[10:0] bits (Standard ID of data and remote frames)

The SID[10:0] bits set the standard ID of data frames and remote frames. They are used to transmit or receive both standard ID and extended ID messages.

RTR bit (Remote Transmission Request)

The RTR bit sets the frame format of data frames or remote frames.

- The receive mailbox only receives frames with the format specified in the RTR bit
- The transmit mailbox transmits with the frame format specified in the RTR bit
- The receive FIFO mailbox receives the data frame, remote frame, or both frames specified in the RTR bit in FIDCR0 and FIDCR1
- The transmit FIFO mailbox transmits the data frame or remote frame specified in the RTR bit in the transmit message

IDE bit (ID Extension)

The IDE bit sets the ID format to standard IDs or extended IDs. The IDE bit is enabled when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode).

- The receive mailbox only receives the ID format specified in the IDE bit
- The transmit mailbox transmits with the ID format specified in the IDE bit
- The receive FIFO mailbox receives messages with the standard ID and extended ID settings specified in the IDE bit in FIDCR0 and FIDCR1
- The transmit FIFO mailbox transmits messages with the standard ID or extended ID settings specified in the IDE bit in the transmit message

27.2.6.2 MBj_DL : Mailbox Data Length Register j (j = 0 to 31)





Bit	Symbol	Function	R/W
3:0	DLC[3:0]	Data Length Code ^{*1}	R/W
		0x0: Data length = 0 byte 0x1: Data length = 1 byte 0x2: Data length = 2 bytes 0x3: Data length = 3 bytes 0x4: Data length = 4 bytes 0x5: Data length = 5 bytes 0x6: Data length = 6 bytes 0x7: Data length = 7 bytes Others: Data length = 8 bytes	
15:4	—	The read values are undefined. The write value should be 0.	R/W

Note 1. If the mailbox receives a message with data length (set in DLC[3:0]) of n bytes, where n is less than 8, the data in DATAn to DATA7 registers in the mailbox is undefined. DATA0 to DATA7 are data registers for this mailbox. For example, if data length is 6 bytes (DLC[3:0] = 0x6), the data in DATA6 and DATA7 registers is undefined.

DLC[3:0] bits (Data Length Code)

The DLC[3:0] bits specify the data length to be transmitted in data frames. When a remote frame is used to request data, this field specifies the requested data length.

When a data frame is received, the received data length is stored in this field. When a remote frame is received, this field stores the requested data length.

27.2.6.3 MBj_Dm : Mailbox Data Register j (j = 0 to 31, m = 0 to 7)

Base address: CAN0 = 0x4005_0000

Offset address: (0x206 + m) + 0x10 × j

Bit position:	7	6	5	4	3	2	1	0
Bit field: DATAm								
Value after reset:	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	DATA0 to DATA7	Data Bytes 0 to 7 ^{*1 *2} DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB-first, and transmission or reception starts from bit [7].	R/W

Note 1. If the mailbox receives a message with n bytes, where n is less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.

Note 2. If the mailbox receives a remote frame, the previous values of DATA0 to DATA7 in the mailbox are saved.

27.2.6.4 MBj_TS : Mailbox Time Stamp Register j (j = 0 to 31)

Base address:	CAN0 =	0x4005	_0000													
Offset address:	0x20E +)x20E + 0x10 × j														
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				TSH	[7:0]							TSL	[7:0]			
Value after reset:	x	х	х	х	х	х	х	x	x	х	х	х	х	х	х	x

Bit	Symbol	Function	R/W
7:0	TSL[7:0]	Time Stamp Lower Byte The TSH[7:0] and TSL[7:0] bits store the counter value of the time stamp when received messages are stored in the mailbox.	R/W



Bit	Symbol	Function	R/W
15:8	TSH[7:0]	Time Stamp Higher Byte The TSH[7:0] and TSL[7:0] bits store the counter value of the time stamp when received messages are stored in the mailbox.	R/W

27.2.7 MIER : Mailbox Interrupt Enable Register

Base address:	CAN0 = 0x4005_0000
Offset address:	0x42C

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	x	х	х	х	х	x	х	х	х	х	х	х	х	x	x

Bit	Symbol	Function	R/W
31:0	MB31 to MB0	Interrupt Enable Bit [31] is associated with mailbox 31 (MB31), and bit [0] with mailbox 0 (MB0).	R/W
		0: Disable interrupt 1: Enable interrupt	

MIER can enable interrupts for each mailbox independently. This register is available in normal mailbox mode. Do not access this register in FIFO mailbox mode.

Each bit is associated with the mailbox having the same number. These bits enable or disable transmission and reception complete interrupts for the associated mailboxes as follows:

- Bit [0] in MIER corresponds to mailbox 0 (MB0)
- Bit [31] in MIER corresponds to mailbox 31 (MB31)

Write to MIER only when the associated MCTL_TX[j] or MCTL_RX[j] register (j = 0 to 31) is 0x00 and the associated mailbox is not processing a transmission or reception abort request.

27.2.8 MIER_FIFO : Mailbox Interrupt Enable Register for FIFO Mailbox Mode

Base address:	CAN0 =	0x4005	_0000													
Offset address:	0x42C															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	—	MB29	MB28	—	—	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16
Value after reset:	х	х	х	x	х	х	х	х	х	x	х	х	х	х	х	х
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	MB3	MB2	MB1	MB0
Value after reset:	x	х	х	x	х	x	x	х	х	x	х	x	х	х	х	х

Bit	Symbol	Function	R/W
23:0	MB23 to MB0	Interrupt Enable Bit [23] is associated with mailbox 23 (MB23), and bit [0] with mailbox 0 (MB0).	R/W
		0: Disable interrupt 1: Enable interrupt	



Bit	Symbol	Function	R/W
24	MB24	Transmit FIFO Interrupt Enable	R/W
		0: Disable interrupt 1: Enable interrupt	
25	MB25	Transmit FIFO Interrupt Generation Timing Control	R/W
		 0: Generate every time transmission completes 1: Generate when the transmit FIFO empties on transmission completion 	
27:26	—	The read values are undefined. The write value should be 0.	R/W
28	MB28	Receive FIFO Interrupt Enable	R/W
		0: Disable interrupt 1: Enable interrupt	
29	MB29	Receive FIFO Interrupt Generation Timing Control ^{*1}	R/W
		0: Generate every time reception completes	
		 Generate when the receive FIFO becomes a buffer warning^{*2} on reception completion 	
31:30		The read values are undefined. The write value should be 0.	R/W

Note 1. No interrupt request occurs when the receive FIFO becomes buffer warning because it is full.

Note 2. Buffer warning indicates a state in which the third message is stored in the receive FIFO.

MIER_FIFO can independently enable interrupts for each mailbox and FIFO. This register is available in FIFO mailbox mode. Do not access it in normal mailbox mode.

The MB0 to MB23 bits are associated with the mailbox of the same number. These bits enable or disable transmission and reception complete interrupts for the associated mailboxes:

- Bit [0] in MIER_FIFO is associated with mailbox 0 (MB0)
- Bit [23] in MIER_FIFO is associated with mailbox 23 (MB23)

MB24, MB25, MB28, and MB29 specify whether transmit and receive FIFO interrupts are enabled or disabled, and the timing of interrupt requests.

Write to MIER_FIFO only when the associated MCTL_TX[j] or MCTL_RX[j] register (j = 0 to 31) is 0x00 and the associated mailbox is not processing a transmission or reception abort request. In addition, change the bits in MIER_FIFO for the associated FIFO only when all of the following conditions are true:

- The TFE bit in TFCR is 0 and the TFEST bit is 1.
- The RFE bit in RFCR is 0 and the RFEST bit in RFCR is 1.

27.2.9 MCTL_TX[j] : Message Control Register for Transmit (j = 0 to 31)

Base address: CAN0 = 0x4005_0000 Offset address: 0x820 + 0x01 × j

0 Bit position: 7 6 5 4 3 2 1 TRMR RECR ONES TRMA TRMA SENT Bit field: _ _ EQ HOT BT CTIVE DATA EQ Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	SENTDATA	Transmission Complete Flag ^{*1 *2}	R/W
		0: Transmission not complete 1: Transmission complete	
1	TRMACTIVE	Transmission-in-Progress Status Flag	R
		0: Transmission pending or not requested1: Transmission in progress	
2	TRMABT	Transmission Abort Complete Flag ^{*1 *2}	R/W
		 0: Transmission started, transmission abort failed because transmission completed, or transmission abort not requested 1: Transmission abort complete 	



Bit	Symbol	Function	R/W
3	—	This bit is read as 0. The write value should be 0.	R/W
4	ONESHOT	One-Shot Enable ^{*2 *3} 0: Disable one-shot transmission 1: Enable one-shot transmission	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
6	RECREQ	Receive Mailbox Request ^{*2 *3 *4 *5} 0: Do not configure for reception 1: Configure for reception	R/W
7	TRMREQ	Transmit Mailbox Request ^{*2 *4} 0: Do not configure for transmission 1: Configure for transmission	R/W

Note 1. Write 0 only. Writing 1 has no effect.

Note 2. When writing to bits of this register, write 1 to SENTDATA and TRMABT flags if these bits are not the write target.

Note 3. To enter one-shot transmit mode, write 1 to the ONESHOT bit at the same time as setting the TRMREQ bit to 1. To exit one-shot transmit mode, write 0 to the ONESHOT bit after the message is transmitted or aborted.

Note 4. Do not set both the RECREQ and TRMREQ bits to 1.

Note 5. When setting the RECREQ bit to 0, set the SENTDATA, TRMACTIVE, and TRMABT flags to 0 simultaneously.

MCTL_TX[j] sets mailbox j to transmit mode or receive mode. In transmit mode, MCTL_TX[j] also controls and indicates the transmission status. Do not access MCTL_TX[j] if mailbox j is in receive mode. Only write to MCTL_TX[j] in CAN operation or halt mode. Do not use MCTL_TX24 to MCTL_TX31 in FIFO mailbox mode.

SENTDATA flag (Transmission Complete Flag)

The SENTDATA flag is set to 1 when data transmission from the associated mailbox is complete. This flag is set to 0 through a software write. To set this flag to 0, first set the TRMREQ bit to 0. The SENTDATA flag and the TRMREQ bit cannot be set to 0 simultaneously. To transmit a new message from the associated mailbox, set the SENTDATA flag to 0.

TRMACTIVE flag (Transmission-in-Progress Status Flag)

The TRMACTIVE flag is set to 1 when the associated mailbox of the CAN module begins to transmit a message. It is set to 0 when the CAN module loses the CAN bus arbitration, when a CAN bus error occurs, or when data transmission completes.

TRMABT flag (Transmission Abort Complete Flag)

The TRMABT flag is set to 1 in the following cases:

- Following a transmission abort request, when the transmission abort is complete before starting transmission
- Following a transmission abort request, when the CAN module detects CAN bus arbitration-lost or a CAN bus error
- In one-shot transmission mode (RECREQ = 0, TRMREQ = 1, and ONESHOT = 1), when the CAN module detects a CAN bus arbitration-lost or a CAN bus error.

The TRMABT flag is not set to 1 when data transmission is complete. The SENTDATA flag is set to 1, and the TRMABT flag is set to 0 through a software write.

ONESHOT bit (One-Shot Enable)

When the ONESHOT bit is set to 1 in transmit mode (RECREQ = 0 and TRMREQ = 1), the CAN module transmits a message only one time. The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration-lost occurs. When transmission is complete, the SENTDATA flag is set to 1. If transmission does not complete because of a CAN bus error or CAN bus arbitration-lost error, the TRMABT flag is set to 1. Set the ONESHOT bit to 0 after the SENTDATA or TRMABT flag is set to 1.

RECREQ bit (Receive Mailbox Request)

The RECREQ bit selects the receive modes listed in Table 27.10.

When the RECREQ bit is set to 1, the associated mailbox is configured for reception of a data or remote frame.

When the RECREQ bit is set to 0, the associated mailbox is not configured for reception of a data or remote frame.

Due to hardware protection, the RECREQ bit cannot be set to 0 through a software write during the following period:



- Hardware protection is started from the acceptance filter processing (the beginning of the CRC field)
- Hardware protection is released:
 - For the mailbox that is specified to receive the incoming message, after the received data is stored in the mailbox or a CAN bus error occurs. This means that the maximum period of hardware protection is from the beginning of CRC field to the end of the 7th bit of EOF.
 - For the other mailboxes, after acceptance filter processing
 - If no mailbox is specified to receive the message, after acceptance filter processing.

When setting the RECREQ bit to 1, do not set the TRMREQ bit to 1. To change the configuration of a mailbox from transmission to reception, first abort the transmission, then set the SENTDATA and TRMABT flags to 0 before changing to reception.

Note: MCTL_TX[j].RECREQ is the mirror bit of MCTL_RX[j].RECREQ.

TRMREQ bit (Transmit Mailbox Request)

The TRMREQ bit selects the transmit modes listed in Table 27.10.

When the TRMREQ bit is set to 1, the associated mailbox is configured for transmission of a data or remote frame.

When the TRMREQ bit is set to 0, the associated mailbox is not configured for transmission of a data or remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the associated transmission request, either the TRMABT or SENTDATA flag is set to 1. When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1. To change the configuration of a mailbox from reception to transmission, first abort the reception, then set the NEWDATA and MSGLOST flags to 0 before changing to transmission.

Note: MCTL_TX[j].TRMREQ is the mirror bit of MCTL_RX[j].TRMREQ.

27.2.10 MCTL_RX[j] : Message Control Register for Receive (j = 0 to 31)

Base address: CAN0 = 0x4005_0000 Offset address: 0x820 + 0x01 × j

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TRMR EQ	RECR EQ	_	ONES HOT	_	MSGL OST	inval Data	NEWD ATA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	NEWDATA	Reception Complete Flag ^{*1 *2}	R/W
		0: No data received, or 0 was written to the flag1: New message being stored or was stored in the mailbox	
1	INVALDATA	Reception-in-Progress Status Flag	R
		0: Message valid 1: Message being updated	
2	MSGLOST	Message Lost Flag ^{*1 *2}	R/W
		0: Message not overwritten or overrun1: Message overwritten or overrun	
3	—	This bit is read as 0. The write value should be 0.	R/W
4	ONESHOT	One-Shot Enable ^{*2 *3}	R/W
		0: Disable one-shot reception1: Enable one-shot reception	
5	—	This bit is read as 0. The write value should be 0.	R/W
6	RECREQ	Receive Mailbox Request ^{*2 *3 *4 *5}	R/W
		0: Do not configure for reception	
		1: Configure for reception	



Bit	Symbol	Function	R/W
7	TRMREQ	Transmit Mailbox Request ^{*2 *4}	R/W
		0: Do not configure for transmission1: Configure for transmission	

Note 1. Write 0 only. Writing 1 has no effect.

Note 2. When writing to bits of this register, write 1 to the NEWDATA and MSGLOST flags if they are not the write target.

Note 3. To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1. To exit one-shot receive mode, write 0 to the ONESHOT bit after writing 0 to the RECREQ bit and confirming that it is 0.

Note 4. Do not set both the RECREQ and TRMREQ bits to 1.

Note 5. When setting the RECREQ bit to 0, set MSGLOST, NEWDATA, and RECREQ to 0 simultaneously.

MCTL_RX[j] sets mailbox j to transmit or receive mode. In receive mode, MCTL_RX[j] also controls and indicates the reception status. Do not access MCTL_RX[j] if mailbox j is in transmit mode. Only write to the MCTL_RX[j] in CAN operation or halt mode. Do not use MCTL_RX24 to MCTL_RX31 in FIFO mailbox mode.

NEWDATA flag (Reception Complete Flag)

The NEWDATA flag is set to 1 when a new message is being stored or was stored in the mailbox. Always set this bit to 1 simultaneously with the INVALDATA flag. The NEWDATA flag is set to 0 through a software write. The NEWDATA flag cannot be set to 0 through a software write while the associated INVALDATA flag is 1.

INVALDATA flag (Reception-in-Progress Status Flag)

After the completion of a message reception, the INVALDATA flag is set to 1 while the received message is updated in the associated mailbox. The INVALDATA flag is set to 0 immediately after the message is stored. If the mailbox is read while the INVALDATA flag is 1, the data is undefined.

MSGLOST flag (Message Lost Flag)

The MSGLOST flag is set to 1 when the mailbox is overwritten or overrun by a new received message while the NEWDATA flag is 1. The MSGLOST flag is set to 1 at the end of the 6th bit of EOF. The MSGLOST flag is set to 0 through a software write.

In both overwrite and overrun modes, the MSGLOST flag cannot be set to 0 through a software write during the 5 PCLKB cycles following the 6th bit of EOF.

ONESHOT bit (One-Shot Enable)

When the ONESHOT bit is set to 1 in receive mode (RECREQ = 1 and TRMREQ = 0), the mailbox receives a message only one time. The mailbox does not behave as a receive mailbox after having received a message one time. The behavior of the NEWDATA and INVALDATA flags is the same as in normal receive mode. In one-shot receive mode, the MSGLOST flag is not set to 1. To set the ONESHOT bit to 0, first write 0 to the RECREQ bit and ensure that it is 0.

RECREQ bit (Receive Mailbox Request)

The RECREQ bit selects receive modes listed in Table 27.10.

When the RECREQ bit is set to 1, the associated mailbox is configured for reception of a data or remote frame.

When the RECREQ bit is set to 0, the associated mailbox is not configured for reception of a data or remote frame.

Due to hardware protection, the RECREQ bit cannot be set to 0 through a software write during the following period:

- Hardware protection is started from the acceptance filter processing (the beginning of the CRC field)
- Hardware protection is released:
 - For the mailbox that is specified to receive the incoming message, after the received data is stored in the mailbox or a CAN bus error occurs. This means that the maximum period of hardware protection is from the beginning of the CRC field to the end of the 7th bit of EOF.
 - For the other mailboxes, after acceptance filter processing
 - If no mailbox is specified to receive the message, after acceptance filter processing.

When setting the RECREQ bit to 1, do not set the TRMREQ bit to 1. To change the configuration of a mailbox from transmission to reception, first abort the transmission, then set the SENTDATA and TRMABT flags to 0 before changing to reception.



Note: MCTL_RX[j].RECREQ is the mirror bit of MCTL_TX[j].RECREQ.

TRMREQ bit (Transmit Mailbox Request)

The TRMREQ bit selects the transmit modes listed in Table 27.10.

When the TRMREQ bit is set to 1, the associated mailbox is configured for transmission of a data or remote frame.

When the TRMREQ bit is set to 0, the associated mailbox is not configured for transmission of a data or remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the associated transmission request, either the TRMABT or SENTDATA flag is set to 1. When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1. To change the configuration of a mailbox from reception to transmission, first abort the reception, then set the NEWDATA and MSGLOST flags to 0 before changing to transmission.

Note: MCTL_RX[j].TRMREQ is the mirror bit of MCTL_TX[j].TRMREQ.

27.2.11 RFCR : Receive FIFO Control Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x848

Bit position:	7	6	5	4	3	2	1	0
Bit field:	RFES T	RFWS T	RFFS T	RFML F	RFUST[2:0]			RFE
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	RFE	Receive FIFO Enable	R/W
		0: Disable receive FIFO 1: Enable receive FIFO	
3:1	RFUST[2:0]	Receive FIFO Unread Message Number Status	R
		0 0 0: No unread message 0 0 1: 1 unread message 0 1 0: 2 unread messages 0 1 1: 3 unread messages 1 0 0: 4 unread messages 1 0 1: Reserved 1 1 0: Reserved	
		1 1 1: Reserved	
4	RFMLF	Receive FIFO Message Lost Flag 0: Receive FIFO message not lost 1: Receive FIFO message lost	R/W
5	RFFST	Receive FIFO Full Status Flag 0: Receive FIFO not full 1: Receive FIFO full (4 unread messages)	R
6	RFWST	Receive FIFO Buffer Warning Status Flag 0: Receive FIFO is not buffer warning 1: Receive FIFO is buffer warning (3 unread messages)	R
7	RFEST	Receive FIFO Empty Status Flag 0: Unread message in receive FIFO 1: No unread message in receive FIFO	R

Write to RFCR in CAN operation or halt mode.

RFE bit (Receive FIFO Enable)

When the RFE bit is set to 1, the receive FIFO is enabled.

When the RFE bit is set to 0, the receive FIFO is disabled for reception and becomes empty (RFEST bit = 1). Write 0 to the RFE bit simultaneously with the RFMLF flag setting.

Do not set this bit to 1 in normal mailbox mode (MBM bit in CTLR = 0). Due to hardware protection, the RFE bit cannot be set to 0 through a software write during the following period:



- Hardware protection is started from acceptance filter processing (the beginning of the CRC field)
- When hardware protection is released:
 - If the receive FIFO is specified to receive the incoming message, after the received data is stored in the receive FIFO or a CAN bus error occurs. This means that the maximum period of hardware protection is from the beginning of the CRC field to the end of the 7th bit of EOF.
 - If the receive FIFO is not specified to receive the message, after acceptance filter processing.

RFUST[2:0] bits (Receive FIFO Unread Message Number Status)

The RFUST[2:0] bits indicate the number of unread messages in the receive FIFO. The value of the RFUST[2:0] bits are initialized to 000b when the RFE bit is set to 0.

RFMLF flag (Receive FIFO Message Lost Flag)

The RFMLF flag is set to 1 (receive FIFO message lost) when the receive FIFO receives a new message and is full. It is set to 1 at the end of the 6th bit of EOF.

The RFMLF flag is set to 0 through a software write. Writing 1 has no effect. In both overwrite and overrun modes, if the receive FIFO is full and determined to have received a message, the RFMLF flag cannot be set to 0 (no receive FIFO message lost) through a software write during the 5 PCLKB cycles following the 6th bit of EOF.

RFFST flag (Receive FIFO Full Status Flag)

The RFFST flag is set to 1 (receive FIFO is full) when the number of unread messages in the receive FIFO is 4. The flag is 0 (receive FIFO is not full) when the number of unread messages in the receive FIFO is less than 4. The flag is set to 0 when the RFE bit is 0.

RFWST flag (Receive FIFO Buffer Warning Status Flag)

The RFWST flag is set to 1 (receive FIFO is a buffer warning) when the number of unread messages in the receive FIFO is 3. The flag is 0 (receive FIFO is not a buffer warning) when the number of unread messages in the receive FIFO is less than 3 or equal to 4. The RFWST flag is set to 0 when the RFE bit is 0.

RFEST flag (Receive FIFO Empty Status Flag)

The RFEST flag is set to 1 (no unread message in receive FIFO) when the number of unread messages in the receive FIFO is 0. The flag is set to 1 when the RFE bit is set to 0. The flag is set to 0 (unread message in receive FIFO) when the number of unread messages in the receive FIFO is one or more.

Figure 27.2 shows the receive FIFO mailbox operation.





27.2.12 RFPCR : Receive FIFO Pointer Control Register

Base address:	CAN0 =	CAN0 = 0x4005_0000						
Offset address:	0x849)x849						
Bit position:	7	6	5	4	3	2	1	0
Bit field:								
Value after reset:	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	n/a	The CPU pointer for the receive FIFO is incremented by writing 0xFF to RFPCR.	W

When the receive FIFO is not empty, write 0xFF to RFPCR through software to increment the CPU pointer to the next mailbox location. Do not write to RFPCR when the RFE bit in RFCR is 0 (receive FIFO disabled).

Both the CAN and CPU pointers are incremented when a new message is received and the RFFST flag is 1 (receive FIFO is full) in overwrite mode. When the RFMLF flag is 1 in this condition, the CPU pointer does not increment on a software write to RFPCR.



27.2.13 TFCR : Transmit FIFO Control Register

Base address:	CAN0 = 0x4005_0000
Offset address	0x84A

Bit position:	7	6	5	4	3	2	1	0
Bit field:	TFEST	TFFST	_	_	TFUST[2:0]		TFE	
Value after reset:	1	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TFE	Transmit FIFO Enable 0: Disable transmit FIFO 1: Enable transmit FIFO	R/W
3:1	TFUST[2:0]	Transmit FIFO Unsent Message Number Status 0 0 0: 0 unsent messages 0 0 1: 1 unsent message 0 1 0: 2 unsent messages 0 1 1: 3 unread messages 1 0 0: 4 unread messages 1 0 1: Reserved 1 1 0: Reserved 1 1 1: Reserved	R
5:4	—	These bits are read as 0. The write value should be 0.	R/W
6	TFFST	Transmit FIFO Full Status 0: Transmit FIFO not full 1: Transmit FIFO full (4 unsent messages)	R
7	TFEST	Transmit FIFO Empty Status 0: Unsent message in transmit FIFO 1: No unsent message in transmit FIFO	R

Write to TFCR in CAN operation or halt mode.

TFE bit (Transmit FIFO Enable)

Setting the TFE bit set to 1 enables the transmit FIFO. Setting the TFE bit to 0 empties the transmit FIFO (TFEST bit = 1), and unsent messages in the transmit FIFO are lost in the following ways:

- Immediately if a message from the transmit FIFO is not scheduled for the next transmission or is already in transmission
- On completion of transmission, on a CAN bus error, CAN bus arbitration-lost, or entry to CAN halt mode, if a message from the transmit FIFO is scheduled for the next transmission or is already in transmission.

Before setting the TFE bit to 1 again, ensure that the TFEST bit is set to 1. After setting the TFE bit to 1, write transmit data to mailbox 24.

Do not set the TFE bit to 1 in normal mailbox mode (MBM bit in CTLR = 0).

TFUST[2:0] bits (Transmit FIFO Unsent Message Number Status)

The TFUST[2:0] bits indicate the number of unsent messages in the transmit FIFO. These bits are set to 000b after the TFE bit is set to 0 and transmission is aborted or completes.

TFFST bit (Transmit FIFO Full Status)

The TFFST bit is set to 1 (transmit FIFO is full) when the number of unsent messages in the transmit FIFO is 4. The TFFST bit is set to 0 (transmit FIFO is not full) when the number of unsent messages in the transmit FIFO is less than 4. The TFFST bit is set to 0 when transmission from the transmit FIFO is aborted.



TFEST bit (Transmit FIFO Empty Status)

The TFEST bit is set to 1 (no message in transmit FIFO) when the number of unsent messages in the transmit FIFO is 0. The TFEST bit is set to 1 when transmission from the transmit FIFO is aborted. The TFEST bit is set to 0 (message in transmit FIFO) when the number of unsent messages in the transmit FIFO is not 0.

Figure 27.3 shows the transmit FIFO mailbox operation.



Figure 27.3 Transmit FIFO mailbox operation when bits [25] and [24] in MIER_FIFO = 01b or 11b

27.2.14 TFPCR : Transmit FIFO Pointer Control Register

Base address:	CAN0 =	0x4005 <u></u>	_0000					
Offset address:	0x84B							
Bit position:	7	6	5	4	3	2	1	0
Bit field:								
Value after reset:	x	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	n/a	The CPU pointer for the transmit FIFO is incremented by writing 0xFF to TFPCR.	W

When the transmit FIFO is not full, write 0xFF to TFPCR through software to increment the CPU pointer for the transmit FIFO to the next mailbox location.

Do not write to TFPCR when the TFE bit in TFCR is 0 (transmit FIFO disabled).



27.2.15 STR : Status Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x842

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	RECS T	TRMS T	BOST	EPST	SLPST	HLTST	RSTS T	EST	TABST	FMLS T	NMLS T	TFST	RFST	SDST	NDST
Value after reset:	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	NDST	NEWDATA Status Flag	R
		0: No mailbox with NEWDATA = 11: One or more mailboxes with NEWDATA = 1	
1	SDST	SENTDATA Status Flag	R
		0: No mailbox with SENTDATA = 11: One or more mailboxes with SENTDATA = 1	
2	RFST	Receive FIFO Status Flag	R
		0: Receive FIFO empty 1: Message in receive FIFO	
3	TFST	Transmit FIFO Status Flag	R
		0: Transmit FIFO is full 1: Transmit FIFO is not full	
4	NMLST	Normal Mailbox Message Lost Status Flag	R
		0: No mailbox with MSGLOST = 11: One or more mailboxes with MSGLOST = 1	
5	FMLST	FIFO Mailbox Message Lost Status Flag	R
		0: RFMLF = 0 1: RFMLF = 1	
6	TABST	Transmission Abort Status Flag	R
		0: No mailbox with TRMABT = 11: One or more mailboxes with TRMABT = 1	
7	EST	Error Status Flag	R
		0: No error occurred 1: Error occurred	
8	RSTST	CAN Reset Status Flag	R
		0: Not in CAN reset mode 1: In CAN reset mode	
9	HLTST	CAN Halt Status Flag	R
		0: Not in CAN halt mode 1: In CAN halt mode	
10	SLPST	CAN Sleep Status Flag	R
		0: Not in CAN sleep mode 1: In CAN sleep mode	
11	EPST	Error-Passive Status Flag	R
		0: Not in error-passive state1: In error-passive state	
12	BOST	Bus-Off Status Flag	R
		0: Not in bus-off state 1: In bus-off state	
13	TRMST	Transmit Status Flag	R
		0: Bus idle or reception in progress1: Transmission in progress or module in bus-off state	
14	RECST	Receive Status Flag	R
		0: Bus idle or transmission in progress1: Reception in progress	



Bit	Symbol	Function	R/W
15	—	This bit is read as 0.	R

NDST flag (NEWDATA Status Flag)

The NDST flag is set to 1 when at least one NEWDATA flag in MCTL_RX[j] (j = 0 to 31) is 1, regardless of the value of MIER or MIER_FIFO. The NDST flag is set to 0 when all NEWDATA flags are 0.

SDST flag (SENTDATA Status Flag)

The SDST flag is set to 1 when at least one SENTDATA flag in MCTL_TX[j] (j = 0 to 31) is 1, regardless of the value of MIER or MIER_FIFO. The SDST flag is set to 0 when all SENTDATA flags are 0.

RFST flag (Receive FIFO Status Flag)

The RFST flag is set to 1 when the receive FIFO is not empty. The RFST flag is set to 0 when the receive FIFO is empty or normal mailbox mode is selected.

TFST flag (Transmit FIFO Status Flag)

The TFST flag is set to 1 when the transmit FIFO is not full. The TFST flag is set to 0 when the transmit FIFO is full or normal mailbox mode is selected.

NMLST flag (Normal Mailbox Message Lost Status Flag)

The NMLST flag is set to 1 when at least one MSGLOST flag in MCTL_RX[j] (j = 0 to 31) is 1, regardless of the value of MIER or MIER_FIFO. The NMLST flag is set to 0 when all MSGLOST flags are 0.

FMLST flag (FIFO Mailbox Message Lost Status Flag)

The FMLST flag is set to 1 when the RFMLF flag in RFCR is 1, regardless of the value of MIER_FIFO. The FMLST flag is set to 0 when the RFMLF flag is 0.

TABST flag (Transmission Abort Status Flag)

The TABST flag is set to 1 when at least one TRMABT flag in MCTL_TX[j] (j = 0 to 31) is 1, regardless of the value of MIER or MIER_FIFO. The TABST flag is set to 0 when all TRMABT flags are 0.

EST flag (Error Status Flag)

The EST flag is set to 1 when at least one error is detected by EIFR, regardless of the value of EIER. The EST flag is set to 0 when no error is detected by EIFR.

RSTST flag (CAN Reset Status Flag)

The RSTST flag is set to 1 when the CAN module is in CAN reset mode. The RSTST flag is 0 when the CAN module is not in CAN reset mode. Even when the state changes from CAN reset mode to CAN sleep mode, the flag remains 1.

HLTST flag (CAN Halt Status Flag)

The HLTST flag is set to 1 when the CAN module is in CAN halt mode. The HLTST is set to 0 when the CAN module is not in CAN halt mode. Even when the state changes from CAN halt mode to CAN sleep mode, the flag remains 1.

SLPST flag (CAN Sleep Status Flag)

The SLPST flag is set to 1 when the CAN module is in CAN sleep mode. The SLPST flag is set to 0 when the CAN module is not in CAN sleep mode.

EPST flag (Error-Passive Status Flag)

The EPST flag is set to 1 when the value of TECR or RECR exceeds 127 and the CAN module is in the error-passive state ($128 \le \text{TEC} < 256$ or $128 \le \text{REC} < 256$). The EPST flag is set to 0 when the CAN module is not in the error-passive state.

BOST flag (Bus-Off Status Flag)

The BOST flag is set to 1 when the value of TECR exceeds 255 and the CAN module is in the bus-off state (TEC \ge 256). The BOST flag is set to 0 when the CAN module is not in the bus-off state.



TRMST flag (Transmit Status Flag)

The TRMST flag is set to 1 when the CAN module performs as a transmitter node or is in the bus-off state. The TRMST flag is set to 0 when the CAN module performs as a receiver node or is in the bus-idle state.

RECST flag (Receive Status Flag)

The RECST flag is set to 1 when the CAN module performs as a receiver node. The RECST flag is set to 0 when the CAN module performs as a transmitter node or is in the bus-idle state.

27.2.16 MSMR : Mailbox Search Mode Register

```
Base address: CAN0 = 0x4005_0000
Offset address: 0x853
```



Bit	Symbol	Function	R/W
1:0	MBSM[1:0]	Mailbox Search Mode Select	R/W
		 0 0: Receive mailbox search mode 0 1: Transmit mailbox search mode 1 0: Message lost search mode 1 1: Channel search mode 	
7:2	_	These bits are read as 0. The write value should be 0.	R/W

Write to MSMR in CAN operation or halt mode.

MBSM[1:0] bits (Mailbox Search Mode Select)

The MBSM[1:0] bits select the search mode for the mailbox search function.

When the MBSM[1:0] bits are 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA flag in MCTL_RX[j] (j = 0 to 31) for the normal mailbox and the RFEST flag in RFCR.

When the MBSM[1:0] bits are 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA flag in MCTL_TX[j].

When the MBSM[1:0] bits are 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST flag in MCTL_RX[j] for the normal mailbox and the RFMLF flag in RFCR.

When the MBSM[1:0] bits are 11b, channel search mode is selected. In this mode, the search target is CSSR. See section 27.2.18. CSSR : Channel Search Support Register.

27.2.17 MSSR : Mailbox Search Status Register



Bit	Symbol	Function	R/W
4:0	MBNST[4:0]	Search Result Mailbox Number Status These bits output the smallest mailbox number that is found in each search mode selected in the MSMR.	R
6:5	_	These bits are read as 0.	R



Bit	Symbol	Function	R/W
7	SEST	Search Result Status	R
		0: Search result found	
		1: No search result	

MBNST[4:0] bits (Search Result Mailbox Number Status)

In all mailbox search modes, the MBNST[4:0] bits output the smallest found mailbox number. In receive mailbox search mode, transmit mailbox search mode, and message lost search mode, the value of the mailbox (the search result to be output) is updated under the following conditions:

- When the associated NEWDATA, SENTDATA, or MSGLOST flag is set to 0 for a mailbox output by MBNST[4:0]
- When the associated NEWDATA, SENTDATA, or MSGLOST flag is set to 1 for a mailbox with a smaller number than that in MBNST[4:0]

If the MBSM[1:0] bits are set to 00b (receive mailbox search mode) or 10b (message lost search mode), the receive FIFO (mailbox 28) is output when it is not empty and there are no unread received messages and no lost messages in any of the normal mailboxes 0 to 23. If the MBSM[1:0] bits are set to 01b (transmit mailbox search mode), the transmit FIFO (mailbox 24) is not output. Table 27.6 lists the behavior of the MBNST[4:0] bits in FIFO mailbox mode.

In channel search mode, the MBNST[4:0] bits output the associated channel number. After MSSR is read by software, the next target channel number is output.

SEST bit (Search Result Status)

The SEST bit is set to 1 (no search result) when no associated mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST bit is set to 1 when no SENTDATA flag is 1 for any mailbox. The SEST bit is set to 0 when at least one SENTDATA flag is 1. When the SEST bit is 1, the value of the MBNST[4:0] bits is undefined.

MBSM[1:0] bits	Mailbox 24 (transmit FIFO)	Mailbox 28 (receive FIFO)
00Ь	Mailbox 24 is not output.	Mailbox 28 is output when no MCTL_RX[j].NEWDATA flag for the normal mailboxes is set to 1 (new message is being stored or was stored in the mailbox) and the receive FIFO is not empty.
01b		Mailbox 28 is not output.
10b		Mailbox 28 is output when no MCTL_RX[j].MSGLOST flag for the normal mailboxes is set to 1 (message is overwritten or overrun) and the RFCR.RFMLF flag is set to 1 (receive FIFO message lost) in the receive FIFO.
11b		Mailbox 28 is not output.

Table 27.6 Behavior of MBNST[4:0] bits in FIFO mailbox mode

27.2.18 CSSR : Channel Search Support Register



Bit	Symbol	Function	R/W
7:0	n/a	When the value for the channel search is input, the channel number is output to MSSR.	R/W

The bits that are set to 1 in CSSR, are encoded by an 8/3 encoder (the LSB position has the higher priority) and output to the MBNST[4:0] bits in MSSR. MSSR outputs the updated value whenever it is read by software.

Write to CSSR only when the MSMR.MBSM[1:0] bits are 11b (channel search mode). Write to CSSR in CAN operation mode or CAN halt mode.

Figure 27.4 shows the write and read operations of the CSSR and MSSR registers.



Figure 27.4 Write and read operations of the CSSR and MSSR registers

The value of CSSR is also updated whenever MSSR is read. On this read, the value prior to conversion by the 8/3 encoder can be read.

27.2.19 AFSR : Acceptance Filter Support Register

Base address:	CAN0 =	0x4005_	0000													
Offset address:	0x856															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x

Bit	Symbol	Function	R/W
15:0	n/a	After the standard ID of a received message is written, the value converted for data table search can be read.	R/W

Note: Write to AFSR in CAN operation mode or CAN halt mode.

The acceptance filter support unit (ASU) can be used for data table (8 bits \times 256) searches. In the data table, all standard IDs that are created are set as valid or invalid in bit units. When AFSR is written with data in 16-bit units including the SID[10:0] bits in MBj_ID (j = 0 to 31), in which a received standard ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read. The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- When the ID to be received cannot be masked by the acceptance filter. For example, if IDs to be received are 0x078, 0x087, and 0x111.
- When there are too many IDs to receive, and the software filtering time is expected to be shortened.

Note: AFSR cannot be set in CAN reset mode.

Figure 27.5 shows the write and read operations in the AFSR register.



RA2L1 User's Manual



Figure 27.5 Write and read operations in the AFSR register

27.2.20 EIER : Error Interrupt Enable Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x84C

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	BLIE	OLIE	ORIE	BORIE	BOEIE	EPIE	EWIE	BEIE	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	BEIE	Bus Error Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
1	EWIE	Error-Warning Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
2	EPIE	Error-Passive Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
3	BOEIE	Bus-Off Entry Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
4	BORIE	Bus-Off Recovery Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
5	ORIE	Overrun Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
6	OLIE	Overload Frame Transmit Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W
7	BLIE	Bus Lock Interrupt Enable 0: Disable interrupt 1: Enable interrupt	R/W

The EIER register enables or disables each error interrupt source independently in EIFR. Write to EIER in CAN reset mode.

BEIE bit (Bus Error Interrupt Enable)

When the BEIE bit is 0, no error interrupt request occurs even if the BEIF flag in EIFR is 1. When the BEIE bit is 1, an error interrupt request occurs if the BEIF flag is set to 1.



EWIE bit (Error-Warning Interrupt Enable)

When the EWIE bit is 0, no error interrupt request occurs even if the EWIF flag in EIFR is 1. When the EWIE bit is 1, an error interrupt request is generated if the EWIF flag is set to 1.

EPIE bit (Error-Passive Interrupt Enable)

When the EPIE bit is 0, no error interrupt request occurs even if the EPIF flag in EIFR is 1. When the EPIE bit is 1, an error interrupt request occurs if the EPIF flag is set to 1.

BOEIE bit (Bus-Off Entry Interrupt Enable)

When the BOEIE bit is 0, no error interrupt request occurs even if the BOEIF flag in EIFR is 1. When the BOEIE bit is 1, an error interrupt request occurs if the BOEIF flag is set to 1.

BORIE bit (Bus-Off Recovery Interrupt Enable)

When the BORIE bit is 0, no error interrupt request occurs even if the BORIF flag in EIFR is 1. When the BORIE bit is 1, an error interrupt request occurs if the BORIF flag is set to 1.

ORIE bit (Overrun Interrupt Enable)

When the ORIE bit is 0, no error interrupt request occurs even if the ORIF flag in EIFR is 1. When the ORIE bit is 1, an error interrupt request occurs if the ORIF flag is set to 1.

OLIE bit (Overload Frame Transmit Interrupt Enable)

When the OLIE bit is 0, no error interrupt request occurs even if the OLIF flag in EIFR is 1. When the OLIE bit is 1, an error interrupt request occurs if the OLIF flag is set to 1.

BLIE bit (Bus Lock Interrupt Enable)

When the BLIE bit is 0, no error interrupt request occurs even if the BLIF flag in EIFR is 1. When the BLIE bit is 1, an error interrupt request occurs if the BLIF flag is set to 1.

27.2.21 EIFR : Error Interrupt Factor Judge Register





Bit	Symbol	Function	R/W
0	BEIF	Bus Error Detect Flag	R/W
		0: No bus error detected 1: Bus error detected	
1	EWIF	Error-Warning Detect Flag	R/W
		0: No error-warning detected 1: Error-warning detected	
2	EPIF	Error-Passive Detect Flag	R/W
		0: No error-passive detected 1: Error-passive detected	
3	BOEIF	Bus-Off Entry Detect Flag	R/W
		0: No bus-off entry detected 1: Bus-off entry detected	
4	BORIF	Bus-Off Recovery Detect Flag	R/W
		0: No bus-off recovery detected 1: Bus-off recovery detected	



Bit	Symbol	Function	R/W
5	ORIF	Receive Overrun Detect Flag 0: No receive overrun detected 1: Receive overrun detected	R/W
6	OLIF	Overload Frame Transmission Detect Flag 0: No overload frame transmission detected 1: Overload frame transmission detected	R/W
7	BLIF	Bus Lock Detect Flag 0: No bus lock detected 1: Bus lock detected	R/W

If an event associated with an EIFR flag occurs, the associated bit in EIFR is set to 1, regardless of the setting of EIER.

Clear the bits to 0 through a software write. If a bit is set to 1 at the same time that the software clears it, it becomes 1. When setting a single bit to 0 in software, use the transfer instruction (MOV) to ensure that only the specified bit is set to 0 and the other bits are set to 1. Writing 1 has no effect to these bit values.

BEIF flag (Bus Error Detect Flag)

The BEIF flag is set to 1 when a bus error is detected.

EWIF flag (Error-Warning Detect Flag)

The EWIF flag is set to 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95. The EWIF flag is set to 1 only when REC or TEC initially exceeds 95. If software writes 0 to this flag while the REC or TEC value remains greater than 95, the EWIF flag does not set to 1 until the REC or TEC value goes below 95, and then exceeds 95 again.

EPIF flag (Error-Passive Detect Flag)

The EPIF flag is set to 1 when the CAN error state becomes error-passive, when the REC or TEC value exceeds 127. The EPIF flag is set to 1 only when the REC or TEC value initially exceeds 127. If software writes 0 to this flag while REC or TEC remains greater than 127, the EPIF flag is not set to 1 until REC or TEC goes below 127, and then exceeds 127 again.

BOEIF flag (Bus-Off Entry Detect Flag)

The BOEIF flag is set to 1 when the CAN error state becomes bus-off, when the TEC value exceeds 255. The BOEIF flag is also set to 1 when the BOM[1:0] bits in CTLR are 01b (automatic entry to CAN halt mode on bus-off entry) and the CAN module becomes the bus-off state.

BORIF flag (Bus-Off Recovery Detect Flag)

The BORIF flag is set to 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- When the BOM[1:0] bits in CTLR are 00b
- When the BOM[1:0] bits in CTLR are 10b
- When the BOM[1:0] bits in CTLR are 11b

The BORIF flag is not set to 1 if the CAN module recovers from the bus-off state in the following conditions:

- When the CANM[1:0] bits in CTLR are set to 01b or 11b (CAN reset mode)
- When the RBOC bit in CTLR is set to 1 (forced return from bus-off)
- When the BOM[1:0] bits in CTLR are set to 01b
- When the BOM[1:0] bits in CTLR are set to 11b and the CANM[1:0] bits in CTLR are set to 10b (CAN halt mode) before normal recovery occurs

Table 27.7 lists the behavior of the BOEIF and BORIF flags for each CTLR.BOM[1:0] bits setting.



BOM[1:0] bits	BOEIF flag	BORIF flag
00b	Set to 1 on entry to the bus-off state	Sets to 1 on exit from the bus-off state
01b		Do not set to 1
10b		Set to 1 on exit from the bus-off state
11b		Set to 1 if normal bus-off recovery occurs before the CANM[1:0] bits are set to 10b (CAN halt mode)

Table 27.7 Behavior of BOEIF and BORIF flags for each CTLR.BOM[1:0] setting

ORIF flag (Receive Overrun Detect Flag)

The ORIF flag is set to 1 when a receive overrun occurs. This flag is not set to 1 in overwrite mode.

In overwrite mode, a reception complete interrupt request occurs if an overwrite condition occurs and the ORIF flag is not set to 1.

In overrun mode with normal mailbox mode, if an overrun occurs in any of mailboxes 0 to 31, the ORIF flag is set to 1. In overrun mode with FIFO mailbox mode, if an overrun occurs in any of mailboxes 0 to 23 or the receive FIFO, this flag is set to 1.

OLIF flag (Overload Frame Transmission Detect Flag)

The OLIF flag is set to 1 if the transmitting condition of an overload frame is detected when the CAN module is transmitting or receiving.

BLIF flag (Bus Lock Detect Flag)

The BLIF flag is set to 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode. After the BLIF flag is set to 1, 32 consecutive dominant bits are detected again in either of the following conditions:

- Recessive bits are detected after the BLIF flag changes to 0 from 1
- The CAN module enters CAN reset or halt mode and then enters CAN operation mode again after the BLIF flag changes to 0 from 1

27.2.22 RECR : Receive Error Count Register

```
Base address: CAN0 = 0x4005_0000
Offset address: 0x84E
    Bit position:
                    7
                            6
                                     5
                                             4
                                                      3
                                                              2
                                                                       1
                                                                                0
        Bit field:
Value after reset:
                            0
                                     0
                                             0
                                                      0
                                                              0
                                                                       0
                                                                                0
                   0
```

Bit	Symbol	Function	R/W
7:0	n/a	Receive error count function. RECR increments or decrements the counter value based on the error status of the CAN module during reception.	R

RECR indicates the value of the receive error counter. See the CAN specification (ISO11898-1) for information on the increment and decrement conditions of the receive error counter.

The value of RECR in the bus-off state is undefined.



27.2.23 TECR : Transmit Error Count Register

	Base address:	CAN0 =	N0 = 0x4005_0000								
	Offset address:	0x84F									
	Bit position:	7	6	5	4	3	2	1			
	Bit field:										
,	Value after reset:	0	0	0	0	0	0	0			

Bit	Symbol	Function	R/W
7:0	n/a	Transmit error count function. TECR increments or decrements the counter value based on the error status of the CAN module during transmission.	R

0

0

TECR indicates the value of the transmit error counter. See the CAN specification (ISO11898-1) for information on the increment and decrement conditions of the transmit error counter.

The value of TECR in the bus-off state is undefined.

27.2.24 ECSR : Error Code Store Register

Base address: CAN0 = 0x4005_0000

Offset address: 0x850

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	EDPM	ADEF	BE0F	BE1F	CEF	AEF	FEF	SEF	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	SEF	Stuff Error Flag ^{*1 *2} 0: No stuff error detected 1: Stuff error detected	R/W
1	FEF	Form Error Flag ^{*1 *2} 0: No form error detected 1: Form error detected	R/W
2	AEF	ACK Error Flag ^{*1 *2} 0: No ACK error detected 1: ACK error detected	R/W
3	CEF	CRC Error Flag ^{*1 *2} 0: No CRC error detected 1: CRC error detected	R/W
4	BE1F	Bit Error (recessive) Flag ^{*1 *2} 0: No bit error (recessive) detected 1: Bit error (recessive) detected	R/W
5	BE0F	Bit Error (dominant) Flag ^{*1 *2} 0: No bit error (dominant) detected 1: Bit error (dominant) detected	R/W
6	ADEF	ACK Delimiter Error Flag ^{*1 *2} 0: No ACK delimiter error detected 1: ACK delimiter error detected	R/W
7	EDPM	Error Display Mode Select ^{*3 *4} 0: Output first detected error code 1: Output accumulated error code	R/W

Note 1. Writing 1 has no effect on these bit values.

Note 2. To write 0 to the SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF bits, use the transfer (MOV) instruction to ensure that only the specified bit is set to 0 and the other bits are set to 1.



Note 3. Write to the EDPM bit in CAN reset or halt mode.

Note 4. If more than one error condition is detected simultaneously, all related bits are set to 1.

ECSR indicates whether an error occurs on the CAN bus. See the CAN specification (ISO11898-1) for the conditions when each error occurs.

Clear all of the bits, except for the EDPM bit, to 0 through a software write. If the ECSR bit is set to 1 at the same time that software writes 0 to it, the bit becomes 1.

SEF flag (Stuff Error Flag)

The SEF flag is set to 1 when a stuff error is detected.

FEF flag (Form Error Flag)

The FEF flag is set to 1 when a form error is detected.

AEF flag (ACK Error Flag)

The AEF flag is set to 1 when an ACK error is detected.

CEF flag (CRC Error Flag)

The CEF flag is set to 1 when a CRC error is detected.

BE1F flag (Bit Error (recessive) Flag)

The BE1F flag is set to 1 when a recessive bit error is detected.

BE0F flag (Bit Error (dominant) Flag)

The BE0F flag is set to 1 when a dominant bit error is detected.

ADEF flag (ACK Delimiter Error Flag)

The ADEF flag is set to 1 when a form error is detected with the ACK delimiter during transmission.

EDPM bit (Error Display Mode Select)

The EDPM bit selects the output mode of ECSR. When the EDPM bit is set to 0, ECSR outputs the first error code. When the EDPM bit is set to 1, ECSR outputs the accumulated error code.

27.2.25 TSR : Time Stamp Register

Base address:	CAN0 = 0	AN0 = 0x4005_0000														
Offset address:	0x854															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	n/a	Free-running counter value for the time stamp function	R

Note: Read TSR in 16-bit units.

Reading the TSR register returns the current value of the 16-bit free-running time stamp counter. The time stamp counter reference clock is configured in the TSPS[1:0] bits in CTLR. The counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode. The time stamp counter value is stored in the TSL[7:0] and TSH[7:0] bits in MBj_TS when a received message is stored in a receive mailbox.



27.2.26 TCR : Test Control Register

Base address:	CAN0 = 0x4005_0000
Offset address:	0x858

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	TSTN	/ [1:0]	TSTE
/alue after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TSTE	CAN Test Mode Enable	R/W
		0: Disable CAN test mode 1: Enable CAN test mode	
2:1	TSTM[1:0]	CAN Test Mode Select	R/W
		0 0: Not CAN test mode	
		0 1: Listen-only mode	
		1 1: Self-test mode 1 (internal loopback)	
7:3	—	These bits are read as 0. The write value should be 0.	R/W

TCR controls the CAN test mode. Write to TCR in CAN halt mode only.

(1) Listen-only mode

The CAN specification (ISO11898-1) recommends an optional bus monitoring mode. In listen-only mode, valid data frames and valid remote frames can be received. However, only recessive bits can be sent on the CAN bus. The ACK bit, overload flag, and active error flag cannot be sent.

Listen-only mode can be used for baud rate detection. Do not request transmission from any mailboxes in listen-only mode.

Figure 27.6 shows the connection when listen-only mode is selected.



Figure 27.6 Connection when listen-only mode is selected (i = 0)

(2) Self-test mode 0 (external loopback)

Self-test mode 0 is provided for CAN transceiver tests. In this mode, the protocol module treats its own transmitted messages as those received by the CAN transceiver and stores them into the receive mailbox. To be independent from external stimulation, the protocol module generates the ACK bit. Connect the CTXi and CRXi pins to the transceiver.

Figure 27.7 shows the connection when self-test mode 0 is selected.





Figure 27.7 Connection when self-test mode 0 is selected (i = 0)

(3) Self-test mode 1 (internal loopback)

Self-test mode 1 is provided for self-test functions. In this mode, the protocol controller treats its transmitted messages as received messages and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self-test mode 1, the protocol controller performs an internal feedback from the internal CTXi pin to the internal CRXi pin. The input value of the external CRXi pin is ignored. The external CTXi pin outputs only recessive bits. The CTXi and CRXi pins are not required to be connected to the CAN bus or any external device.

Figure 27.8 shows the connection when self-test mode 1 is selected.



Figure 27.8 Connection when self-test mode 1 is selected (i = 0)

27.3 Operation Modes

The CAN module operation includes the following modes:

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 27.9 shows the transitions between different operation modes.





Figure 27.9 Transition between different operation modes

27.3.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration. When the CTLR.CANM[1:0] bits are set to 01b or 11b, the CAN module enters CAN reset mode. The STR.RSTST bit is then set to 1. Do not change the CTLR.CANM[1:0] bits until the RSTST flag is 1. Set BCR before exiting CAN reset mode to enter any other modes.

The following registers are initialized to their reset values after entering CAN reset mode, and their initial values are saved during CAN reset mode:

- MCTL_TX[j] and MCTL_RX[j]
- STR (except for the SLPST and TFST bits)
- EIFR
- RECR
- TECR
- TSR
- MSSR
- MSMR
- RFCR
- TFCR
- TCR
- ECSR (except for the EDPM bit)

The following registers retain their previous values even after entering CAN reset mode:

- CTLR
- STR (only the SLPST and TFST bits)



- MIER and MIER_FIFO
- EIER
- BCR
- CSSR
- ECSR (only the EDPM bit)
- MBj_ID, MBj_DL, MBj_Dm and MBj_TS
- MKRk
- FIDCR0 and FIDCR1
- MKIVLR
- AFSR
- RFPCR
- TFPCR

27.3.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CTLR.CANM[1:0] bits are set to 10b, CAN halt mode is selected, and the STR.HLTST bit is set to 1. Do not change the CTLR.CANM[1:0] bits until the HLTST bit is 1.

See Table 27.8 for the state transition conditions when transmitting or receiving.

All registers except for the RSTST, HLTST, and SLPST bits in STR remain unchanged when the CAN enters CAN halt mode. Do not change CTLR (except for the CANM[1:0] and SLPM bits) and EIER in CAN halt mode. BCR can be changed in CAN halt mode only when listen-only mode is selected for automatic baud rate detection.

Operation mode	Receiver	Transmitter	Bus-off
CAN reset mode (forced transition) CANM[1:0] = 11b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM[1:0] = 01b	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission. ^{*1 *4}	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception. ^{*2 *3}	CAN module enters CAN halt mode after waiting for the end of message transmission. ^{*1 *4}	• When the BOM[1:0] bits are 00b: A halt request from software is accepted only after bus-off recovery.
			• When the BOM[1:0] bits are 01b: CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery, regardless of a halt request from the software.
			• When the BOM[1:0] bits are 10b: CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery, regardless of a halt request from software.
			• When the BOM[1:0] bits are 11b: CAN module enters CAN halt mode without waiting for the end of bus-off recovery, if a halt is requested by software during bus-off.

Table 27.8 Operation in CAN reset mode and CAN halt mode

Note: BOM[1:0] bits: Bits in CTLR.

Note 1. If transmission of multiple messages is requested, a mode transition occurs on completion of the first transmission. If the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.

Note 2. If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the BLIF flag in EIFR.

Note 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN module transitions to CAN halt mode.



Note 4. If a CAN bus error or arbitration-lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module transitions to the requested CAN mode.

27.3.3 CAN Sleep Mode

CAN sleep mode reduces power consumption by stopping the clock supply to the CAN module. After a reset from an MCU pin or a software reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in CTLR is set to 1, the CAN module enters CAN sleep mode, and the SLPST bit in STR is set to 1. Do not change the value of the SLPM bit until the SLPST bit is 1. The other registers remain unchanged when the CAN module enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Do not change any registers (except for the SLPM bit) during CAN sleep mode. Read operation is still allowed.

When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.

27.3.4 CAN Operation Mode (Excluding Bus-Off State)

CAN operation mode is used for CAN communication.

When the CANM[1:0] bits in CTLR are set to 00b, the CAN module enters CAN operation mode. The RSTST and HLTST bits in STR are set to 0. Do not change the value of the CANM[1:0] bits until the RSTST and HLTST bits are 0.

If 11 consecutive recessive bits are detected after entering CAN operation mode:

- The CAN module becomes an active node on the network, which enables transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module might be in one of the following three sub-modes, depending on the status of the CAN bus:

- Idle mode: No transmission or reception occurs.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode: A CAN message is being transmitted. The CAN module receives a message transmitted by the local node simultaneously when self-test mode 0 (TSTM[1:0] bits in TCR = 10b) or self-test mode 1 (TSTM[1:0] bits = 11b) is selected.

Figure 27.10 shows the sub-modes of CAN operation mode.



Figure 27.10 Sub-modes of CAN operation mode



27.3.5 CAN Operation Mode (Bus-Off State)

The CAN module enters the bus-off state based on the incrementing or decrementing rules for the transmit and error counters defined in the CAN specifications.

The following cases apply when the CAN module is recovering from the bus-off state. When the CAN module is in the busoff state, the values of the CAN module registers remain unchanged, except for those in STR, EIFR, RECR, TECR, and TSR.

(1) When CTLR.BOM[1:0] = 00b (normal mode)

The CAN module enters the error-active state after it completes recovery from the bus-off state and CAN communication is enabled. The BORIF flag in EIFR is set to 1 (bus-off recovery detected).

(2) When CTLR.RBOC = 1 (forced return from bus-off)

The CAN module enters the error-active state when it is in the bus-off state and the RBOC bit is 1. CAN communication is enabled again after 11b consecutive recessive bits are detected. The BORIF flag is not set to 1.

(3) When CTLR.BOM[1:0] = 01b (automatic transition to CAN halt mode on bus-off entry)

The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF flag is not set to 1.

(4) When CTLR.BOM[1:0] = 10b (automatic transition to CAN halt mode on bus-off end)

The CAN module enters CAN halt mode when it completes recovery from bus-off. The BORIF flag is set to 1.

(5) When CTLR.BOM[1:0] = 11b (automatic transition to CAN halt mode through software) and CTLR.CANM[1:0] = 10b (CAN halt mode) during bus-off state

The CAN module enters CAN halt mode when it is in the bus-off state and the CANM[1:0] bits are set to 10b (CAN halt mode). The BORIF flag is not set to 1.

If the CANM[1:0] bits are not set to 10b during bus-off, the same behavior as (1) applies.

27.4 Data Transfer Rate Configuration

This section describes how to configure the data transfer rate.

27.4.1 Clock Setting

The CAN module provides a CAN clock generator. Figure 27.11 shows a block diagram of the CAN clock generator.



Figure 27.11 Block diagram of CAN clock generator

27.4.2 Bit Timing Setting

The bit timing consists of three segments as shown in Figure 27.12.





Figure 27.12 Bit timing

27.4.3 Data Transfer Rate

The data transfer rate depends on the division value of fCAN (CAN system clock), the division value of the baud rate prescaler, and the Tq count for 1 bit time.

The division value of baud rate prescaler = P + 1 (P: 0 to 1023), where P is the BRP[9:0] setting in BCR.

 $\frac{\text{Data transfer rate}}{(\text{bps})} = \frac{\text{fCAN}}{\text{Baud rate prescaler division value } \times \text{Tq count for 1 bit time}} = \frac{\text{fCANCLK}}{\text{Tq count for 1 bit time}}$

Table 27.9 lists data transfer rate examples.

Table 27.9Data transfer rate examples

fCAN	20 MHz						
Data transfer rate	Tq count	P + 1					
1 Mbps	5 Tq 10 Tq	4 2					
500 kbps	5 Tq 10 Tq	8					
250 kbps	5 Tq 10 Tq	16 8					
125 kbps	5 Tq 10 Tq	32 16					
83.3 kbps	5 Tq 10 Tq	48 24					
33.3 kbps	5 Tq 8 Tq 10 Tq	120 75 60					

27.5 Mailbox and Mask Register Structure

Figure 27.13 shows the structure of the 32 mailbox registers: MBj_ID, MBj_DL, MBj_Dm, and MBj_TS.



b7					b0	Offset Address
IDE RTR	SID10	SID9	SID8	SID7	SID6	16 × j + 0
SID5 SID4	SID3 SID2	SID1	SID0	EID17	EID16	16 × j + 1
EID15 EID14	EID13 EID12	EID11	EID10	EID9	EID8	16 × j + 2
EID7 EID6	EID5 EID4	EID3	EID2	EID1	EID0	16 × j + 3
\bowtie		\triangleright	\triangleright	\times	\ge	16 × j + 4
\times	\searrow	DLC3	DLC2	DLC1	DLC0	16 × j + 5
	DA	16 × j + 6				
	DA	16 × j + 7				
	DA	16 × j + 13				
	TS	16 × j + 14				
	Т	16 × j + 15				

Figure 27.13 Structure of the mailbox registers (j = 0 to 31)

Figure 27.14 shows the structure of the eight mask registers MKRk.





Figure 27.15 shows the structure of the two FIFO receive ID compare registers FIDCR0 and FIDCR1.



b	57						b0	Offset Address
ID	DE RTR	\ge	SID10	SID9	SID8	SID7	SID6	4 × n + 0
SI	D5 SID4	SID3	SID2	SID1	SID0	EID17	EID16	4 × n + 1
EIC	D15 EID14	EID13	EID12	EID11	EID10	EID9	EID8	4 × n + 2
EI	D7 EID6	EID5	EID4	EID3	EID2	EID1	EID0	4 × n + 3
								FIDCRn register

Figure 27.15 Structure of the FIDCRn registers (n = 0)

27.6 Acceptance Filtering and Masking Functions

The acceptance filtering and masking functions allow you to select and receive messages with multiple IDs for mailboxes within a specified range.

The MKRk registers can mask the standard ID and the extended ID of 29 bits.

- MKR0 controls mailboxes 0 to 3
- MKR1 controls mailboxes 4 to 7
- MKR2 controls mailboxes 8 to 11
- MKR3 controls mailboxes 12 to 15
- MKR4 controls mailboxes 16 to 19
- MKR5 controls mailboxes 20 to 23
- MKR6 controls mailboxes 24 to 27 in normal mailbox mode and the receive FIFO mailboxes 28 to 31 in FIFO mailbox mode
- MKR7 controls mailboxes 28 to 31 in normal mailbox mode and the receive FIFO mailboxes 28 to 31 in FIFO mailbox mode

MKIVLR disables acceptance filtering independently for each mailbox.

The IDE bit in MBj_ID is valid when the IDFM[1:0] bits in CTLR are 10b (mixed ID mode).

The RTR bit in MBj_ID selects a data or remote frame.

In FIFO mailbox mode, normal mailboxes 0 to 23 use one associated register from MKR0 to MKR5 for acceptance filtering. The receive FIFO mailboxes 28 to 31 use two registers, MKR6 and MKR7, for acceptance filtering.

The receive FIFO also uses two registers, FIDCR0 and FIDCR1, for ID comparison. The EID[17:0], SID[10:0], RTR, and IDE bits in MB28 to MB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two logic AND operations, two ranges of IDs can be received into the receive FIFO. MKIVLR is disabled for the receive FIFO.

If different standard ID and extended ID values are set in the IDE bits in FIDCR0 and FIDCR1, both ID formats are received.

If different data frame and remote frame values are set in the RTR bits in FIDCR0 and FIDCR1, both data and remote frames are received.

When a combination of two ranges of IDs is not required, set the same mask value and the same ID into both the FIFO ID and mask registers.

Figure 27.16 shows the associations between the mask registers and mailboxes. Figure 27.17 shows the acceptance filtering.




Figure 27.16 Associations between mask registers and mailboxes



Figure 27.17 Acceptance filtering



27.7 Reception and Transmission

Table 27.10 lists the CAN communication mode settings.

-			
MCTL_TX[j].TRMREQ and MCTL_RX[j].TRMREQ	MCTL_TX[j].RECREQ and MCTL_RX[j].RECREQ	MCTL_TX[j].ONESHOT and MCTL_RX[j].ONESHOT	Mailbox communication mode
0	0	0	Mailbox disabled or transmission being aborted
0	0	1	Can be configured only when transmission or reception from a mailbox programmed in one-shot mode is aborted
0	1	0	Configured as a receive mailbox for a data or remote frame
0	1	1	Configured as a one-shot receive mailbox for a data or remote frame.
1	0	0	Configured as a transmit mailbox for a data or remote frame.
1	0	1	Configured as a one-shot transmit mailbox for a data or remote frame.
1	1	0	Do not set.
1	1	1	Do not set.

Table 27.10 Settings for CAN receive and transmit modes

Note: j = 0 to 31

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, the following restrictions apply:

- Before configuring the mailbox, set MCTL_RX[j] to 0x00.
- A received message is stored in the first mailbox that matches the condition resulting from the receive mode settings and acceptance filtering. The matching mailbox with the smallest number takes priority for storing the received message.
- In CAN operation mode, the CAN module does not receive its own transmitted data even when the ID is a match. In self-test mode, however, the CAN module receives its own transmitted data and returns ACK.

When configuring a mailbox as a transmit mailbox or a one-shot transmit mailbox, the following constraint applies:

• Before configuring a mailbox, ensure that MCTL_TX[j] is 0x00 and that there is no pending abort process.

27.7.1 Reception

Figure 27.18 shows an operation example of data frame reception in overwrite mode. The example shows the overwriting of the first message when the CAN module receives two consecutive CAN messages that match the receiving conditions in $MCTL_RX[j]$ (j = 0 to 31).





Figure 27.18 Operation example of data frame reception in overwrite mode

- 1. When an SOF is detected on the CAN bus, the RECST bit in STR is set to 1 (reception in progress) if the CAN module has no message ready to start transmission.
- 2. Acceptance filtering starts at the beginning of the CRC field to select the receive mailbox.
- 3. After a message is received, the NEWDATA flag in MCTL_RX[j] for the receive mailbox is set to 1 (new message is being stored or was stored in the mailbox). The INVALDATA flag in MCTL_RX[j] is set to 1 (message is being updated) at the same time, and then the INVALDATA flag is set to 0 (message valid) again after the complete message is transferred to the mailbox.
- 4. When the interrupt enable bit in MIER for the receive mailbox is 1 (interrupt enabled), the INVALDATA flag is set to 0, which triggers a CAN0 reception complete interrupt request.
- 5. After reading the message from the mailbox, the NEWDATA flag must be set to 0 by software.
- 6. In overwrite mode, if the next CAN message is received before the NEWDATA flag in MCTL_RX[j] is set to 1, the MSGLOST flag in MCTL_RX[j] is set to 1 (message was overwritten). The new received message is transferred to the mailbox. The CAN0 reception complete interrupt request occurs the same as in step 4.

Figure 27.19 shows an operation example of data frame reception in overrun mode. The example shows the overrunning of the second message when the CAN module receives two consecutive CAN messages that match the receiving conditions in $MCTL_RX[j]$ (j = 0 to 31).





Figure 27.19 Operation example of data frame reception in overrun mode

- 1. When an SOF is detected on the CAN bus, the RECST bit in STR is set to 1 (reception in progress) if the CAN module has no message ready to start transmission.
- 2. Acceptance filtering starts at the beginning of the CRC field to select the receive mailbox.
- 3. After a message is received, the NEWDATA flag in MCTL_RX[j] for the receive mailbox is set to 1 (new message is being stored or was stored in the mailbox). The INVALDATA flag in MCTL_RX[j] is set to 1 (message is being updated) at the same time, and then the INVALDATA flag is set to 0 (message valid) again after the complete message is transferred to the mailbox.
- 4. When the interrupt enable bit in MIER for the receive mailbox is 1 (interrupt enabled), the INVALDATA flag is set to 0, which triggers a CAN0 reception complete interrupt request.
- 5. After reading the message from the mailbox, the NEWDATA flag must be set to 0 by software.
- 6. In overrun mode, if the next CAN message is received before the NEWDATA flag in MCTL_RX[j] is set to 0, the MSGLOST flag in MCTL_RX[j] is set to 1 (message was saved). The new received message is discarded and a CANi error interrupt request occurs if the associated interrupt enable bit in EIER is set to 1 (interrupt enabled).

27.7.2 Transmission

Figure 27.20 shows an operation example of data frame transmission.





- Figure 27.20 Operation example of data frame transmission
- When a TRMREQ bit in MCTL_TX[j] (j = 0 to 31) is set to 1 (transmit mailbox) in the bus-idle state, mailbox scanning starts to decide the highest-priority mailbox for transmission. When the transmit mailbox is decided, the TRMACTIVE flag in MCTL_TX[j] is set to 1 (from acceptance of transmission request to completion of transmission, or error or arbitration-lost), the TRMST bit in STR is set to 1 (transmission in progress), and the CAN module starts transmission.*1
- 2. If other TRMREQ bits are set, the transmission scanning starts with the CRC delimiter for the next transmission.
- 3. If transmission is complete without losing arbitration, the SENTDATA flag in MCTL_TX[j] is set to 1 (transmission complete) and the TRMACTIVE flag is set to 0 (transmission is pending or transmission is not requested). If the interrupt enable bit in MIER is 1 (interrupt enabled), the CANi transmission complete interrupt request is generated.
- 4. When requesting the next transmission from the same mailbox, set the SENTDATA flag and TRMREQ bit to 0, and then set the TRMREQ bit to 1 after checking that the SENTDATA flag and TRMREQ bit are set to 0.
- Note 1. If arbitration is lost after the CAN module starts transmission, the TRMACTIVE flag is set to 0. Transmission scanning is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following arbitration-lost, transmission scanning is performed again to search for the highest-priority transmit mailbox from the start of the error delimiter.

27.8 Interrupts

The CAN module provides the following interrupts for each channel. Table 27.11 lists the CAN interrupts.

- CANi reception complete interrupt for mailboxes 0 to 31 (CANi_RXM)
- CANi transmission complete interrupt for mailboxes 0 to 31 (CANi_TXM)
- CANi receive FIFO interrupt (CANi_RXF)
- CANi transmit FIFO interrupt (CANi_TXF)
- CANi error interrupt (CANi_ERS)



Eight interrupt sources are available for CANi error interrupts. Check EIFR to determine the interrupt sources:

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

Table 27.11 CAN interrupts

Module	Interrupt name	Interrupt source	Source flag			
CANi (i = 0)	CANi_ERS	Bus lock detected	EIFR.BLIF			
		Overload frame transmission detected	EIFR.OLIF			
		Overrun detected	EIFR.ORIF			
		Bus-off recovery detected	EIFR.BORIF			
		Bus-off entry detected	EIFR.BOEIF			
		Error-passive detected EI				
		Error-warning detected	EIFR.EWIF			
		Bus error detected	EIFR.BEIF			
	CANI_RXF	Receive FIFO message received (MIER_FIFO.MB29 = 0)	RFCR.RFUST[2:0]			
		Receive FIFO warning (MIER_FIFO.MB29 = 1)				
CANi_TXF		Transmit FIFO message transmission completed (MIER_FIFO.MB25 = 0)	TFCR.TFUST[2:0]			
		FIFO last message transmission completed (MIER_FIFO.MB25 = 1)				
CANI_RXM		Mailbox 0 to 31 message received	MCTL_RX0.NEWDATA to MCTL_RX31.NEWDATA			
	CANI_TXM	Mailbox 0 to 31 message transmission completed	MCTL_TX0.SENTDATA to MCTL_TX31.SENTDATA			

27.9 Usage Notes

27.9.1 Settings for the Module-Stop State

The MSTPCRB can enable or disable CAN operation. The CAN module is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

27.9.2 Settings for the Operating Clock

The settings for the operating clock can be made as follows:

• The following clock constraint must be satisfied for the CAN module:

 $PCLKB \ge CANMCLK$

• The clock frequency ratio of ICLK and PCLKB must be 2:1 when using the CAN module. Operation is not guaranteed for other settings.



28. Serial Peripheral Interface (SPI)

28.1 Overview

The Serial Peripheral Interface (SPI) has 2 channels. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. Table 28.1 lists the SPI specifications, Figure 28.1 shows a block diagram, and Table 28.2 lists the I/O pins.

Table 28.1	SPI specifications (1 of 2)
------------	-----------------------------

Parameter	Specifications
Number of channels	Two channels
SPI transfer functions	 Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only RSPCK polarity switching RSPCK phase switching
Data format	 MSB-first or LSB-first selectable Transfer bit length selectable to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits 32-bit transmit and receive buffers
Bit rate	 In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096) In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (PCLKB divided by 4 is the maximum RSPCK frequency) Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cycles
Buffer configuration	 Double buffer configuration for the transmit and receive buffers 32 bits for the transmit and receive buffers
Error detection	 Mode fault error detection Underrun error detection Overrun error detection^{*1} Parity error detection
SSL control function	 Four SSL pins (SSLni: SSLn0 to SSLn3) (n = A, B) for each channel In single-master mode, SSLn0 to SSLn3 pins are output In multi-master mode, SSLn0 pin for input, and SSLn1 to SSLn3 pins either for output or unused In slave mode, SSLn0 pin for input and SSLn1 to SSLn3 pins unused Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Controllable wait for next-access SSL output assertion (next-access delay) Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units) Function for changing SSL polarity
Control in master transfer	 For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity and phase, transfer data length, MSB- or LSB- first, burst, RSPCK delay, SSL negation delay, and next-access delay Transfers can be initiated by writing to the transmit buffer MOSI signal value specifiable in SSL negation RSPCK auto-stop function
Interrupt sources	Interrupt sources: • Receive buffer full interrupt • Transmit buffer empty interrupt • SPI error interrupt (mode fault error, overrun error, parity error) • SPI idle interrupt (SPI idle) • Transmission-complete interrupt
Event link function	 The following events can be output to the Event Link Controller (ELC): Receive buffer full signal Transmit buffer empty signal Mode fault, underrun, overrun, or parity error signal SPI idle signal Transmission-complete signal



Parameter	Specifications					
Other functions	 Switching between CMOS output and open-drain output SPI initialization function Loopback mode 					
Module-stop function	Module-stop state can be set to reduce power consumption.					

Table 28.1SPI specifications (2 of 2)

Note 1. In master reception and when the RSPCK auto-stop function is enabled, an overrun error does not occur because the transfer clock is stopped on overrun error detection.



Figure 28.1 SPI block diagram

The SPI automatically switches the I/O direction of the SSLn0 pin. SSLn0 is set as an output when the SPI is a single master, and as an input when the SPI is a multi-master or a slave. The RSPCKn, MOSIn, and MISOn pins are automatically set as inputs or outputs based on the master or slave setting and the level input on the SSLn0 pin. For details, see section 28.3.2. Controlling the SPI Pins.

RENESAS

Table 28.2 SPI I/O pins

Channel	Pin name	I/O	Description
SPI0	RSPCKA	I/O	Clock input/output pin
	SSLA0	I/O	Slave selection input/output
	SSLA1 to SSLA3	Output	Slave selection output
	MOSIA	I/O	Master transmit data input/output
	MISOA	I/O	Slave transmit data input/output
SPI1	RSPCKB	I/O	Clock input/output pin
	MOSIB	I/O	Master transmit data input/output
	MISOB	I/O	Slave transmit data input/output
	SSLB0	I/O	Slave selection input/output
	SSLB1 to SSLB3	Output	Slave selection output

Note: Pin names are indicated as "...A" or "...An" for SPI0, and "...B" or "...Bn" for SPI1 (n = 0, 1, 2, or 3).

28.2 Register Descriptions

28.2.1 SPCR : SPI Control Register

Base address: SPIn = $0x4007_2000 + 0x0100 \times n (n = 0, 1)$

Offset address: 0x00

Bit position:	7	6	5	4	3	2	1	0
Bit field:	SPRIE	SPE	SPTIE	SPEIE	MSTR	MODF EN	TXMD	SPMS
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SPMS	SPI Mode Select	R/W
		0: Select SPI operation (4-wire method)1: Select clock synchronous operation (3-wire method)	
1	TXMD	Communications Operating Mode Select	R/W
		0: Select full-duplex synchronous serial communications1: Select serial communications with transmit-only	
2	MODFEN	Mode Fault Error Detection Enable	R/W
		0: Disable detection of mode fault errors1: Enable detection of mode fault errors	
3	MSTR	SPI Master/Slave Mode Select	R/W
		0: Select slave mode 1: Select master mode	
4	SPEIE	SPI Error Interrupt Enable	R/W
		0: Disable SPI error interrupt requests1: Enable SPI error interrupt requests	
5	SPTIE	Transmit Buffer Empty Interrupt Enable	R/W
		0: Disable transmit buffer empty interrupt requests1: Enable transmit buffer empty interrupt requests	
6	SPE	SPI Function Enable	R/W
		0: Disable SPI function 1: Enable SPI function	
7	SPRIE	SPI Receive Buffer Full Interrupt Enable	R/W
		0: Disable SPI receive buffer full interrupt requests1: Enable SPI receive buffer full interrupt requests	



SPMS bit (SPI Mode Select)

The SPMS bit selects SPI operation (4-wire method) or clock synchronous operation (3-wire method).

The SSLn0 to SSLn3 pins are not used in clock synchronous operation. The RSPCKn, MOSIn, and MISOn pins handle communications. For clock synchronous operation in master mode (MSTR = 1), the SPCMD0.CPHA bit can be set to either 0 or 1. For clock synchronous operation in slave mode (MSTR = 0), always set the CPHA bit to 1. Do not perform operations if the CPHA bit is set to 0 for clock synchronous operation in slave mode (MSTR = 0).

TXMD bit (Communications Operating Mode Select)

The TXMD bit selects full-duplex synchronous serial communications or transmit-only operations. When this bit is set to 1, the SPI only performs transmit operations and not receive operations (see section 28.3.6. Data Transfer Modes), and receive buffer full interrupt requests cannot be used.

MODFEN bit (Mode Fault Error Detection Enable)

The MODFEN bit enables or disables the detection of mode fault errors (see section 28.3.8. Error Detection). In addition, the SPI determines the I/O direction of the SSLni pins based on combination of the MODFEN and MSTR bits (see section 28.3.2. Controlling the SPI Pins).

MSTR bit (SPI Master/Slave Mode Select)

The MSTR bit selects master or slave mode for the SPI. Based on the MSTR bit settings, the SPI determines the direction of the RSPCKn, MOSIn, MISOn, and SSLni pins.

SPEIE bit (SPI Error Interrupt Enable)

The SPEIE bit enables or disables the generation of SPI error interrupt requests when one of the following occurs:

- The SPI detects a mode fault error or underrun error and sets the SPSR.MODF flag to 1
- The SPI detects an overrun error and sets the SPSR.OVRF flag to 1
- The SPI detects a parity error and sets the SPSR.PERF flag to 1

For details, see section 28.3.8. Error Detection.

SPTIE bit (Transmit Buffer Empty Interrupt Enable)

The SPTIE bit enables or disables the generation of transmit buffer empty interrupt requests when the SPI detects that the transmit buffer is empty. To generate a transmit buffer empty interrupt request when transmission starts, set the SPE and SPTIE bits to 1 at the same time or set the SPE bit to 1 after setting the SPTIE bit to 1.

When the SPTIE bit is 1, transmit buffer interrupts are generated even when the SPI function is disabled (when the SPE bit is changed to 0).

SPE bit (SPI Function Enable)

The SPE bit enables or disables the SPI function. The SPE bit cannot be set to 1 when the SPSR.MODF flag is 1. For details, see section 28.3.8. Error Detection.

Setting the SPE bit to 0 disables the SPI function and initializes a part of the module function. For details, see section 28.3.9. Initializing the SPI. In addition, a transmit buffer empty interrupt request is generated when the SPE bit is changed from 0 to 1 or from 1 to 0.

SPRIE bit (SPI Receive Buffer Full Interrupt Enable)

The SPRIE bit enables or disables the generation of an SPI receive buffer full interrupt request when the SPI detects a receive buffer full write after completion of a serial transfer.



28.2.2 SSLP : SPI Slave Select Polarity Register

```
Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)
Offset address: 0x01
```

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	SSL3P	SSL2P	SSL1P	SSL0P
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SSLOP	SSLn0 Signal Polarity Setting	R/W
		0: Set SSLn0 signal to active-low 1: Set SSLn0 signal to active-high	
1	SSL1P	SSLn1 Signal Polarity Setting	R/W
		0: Set SSLn1 signal to active-low 1: Set SSLn1 signal to active-high	
2	SSL2P	SSLn2 Signal Polarity Setting	R/W
		0: Set SSLn2 signal to active-low 1: Set SSLn2 signal to active-high	
3	SSL3P	SSLn3 Signal Polarity Setting	R/W
		0: Set SSLn3 signal to active-low 1: Set SSLn3 signal to active-high	
7:4	_	These bits are read as 0. The write value should be 0.	R/W

28.2.3 SPPCR : SPI Pin Control Register

Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)

Offset address: 0x02



Bit	Symbol	Function	R/W
0	SPLP	SPI Loopback	R/W
		0: Normal mode 1: Loopback mode (receive data = inverted transmit data)	
1	SPLP2	SPI Loopback 2	R/W
		0: Normal mode	
		1: Loopback mode (receive data = transmit data)	
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	MOIFV	MOSI Idle Fixed Value	R/W
		 Set level output on MOSIn pin during MOSI idling to low Set level output on MOSIn pin during MOSI idling to high 	
5	MOIFE	MOSI Idle Value Fixing Enable	R/W
		 Set MOSI output value to equal final data from previous transfer Set MOSI output value to equal value set in the MOIFV bit 	
7:6	_	These bits are read as 0. The write value should be 0.	R/W

SPLP bit (SPI Loopback)

The SPLP bit selects the mode of the SPI pins. When this bit is set to 1, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0. The SPI then inverts the value of the input path for the shift register and connects it to the output path (loopback mode). For more information, see section 28.3.12. Loopback Mode.



SPLP2 bit (SPI Loopback 2)

The SPLP2 bit selects the mode of the SPI pins. When this bit is set to 1, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, and between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0. The SPI then connects the value of the input path for the shift register to the output path (loopback mode) without inverting the value. For more information, see section 28.3.12. Loopback Mode.

MOIFV bit (MOSI Idle Fixed Value)

The MOIFV bit determines the MOSIn pin output value during the SSL negation period when the MOIFE bit is 1 in master mode.

MOIFE bit (MOSI Idle Value Fixing Enable)

The MOIFE bit fixes the MOSIn output value when the SPI is in master mode and in an SSL negation period. When the MOIFE bit is 0, the SPI outputs the last data from the previous serial transfer during the SSL negation period to the MOSIn pin. When the MOIFE bit is 1, the SPI outputs the fixed value set in the MOIFV bit to the MOSIn pin.

28.2.4 SPSR : SPI Status Register



Bit	Symbol	Function	R/W
0	OVRF	Overrun Error Flag	R/W*1
		0: No overrun error occurred 1: Overrun error occurred	
1	IDLNF	SPI Idle Flag	R
		0: SPI is in the idle state1: SPI is in the transfer state	
2	MODF	Mode Fault Error Flag	R/W ^{*1}
		0: No mode fault or underrun error occurred1: Mode fault error or underrun error occurred	
3	PERF	Parity Error Flag	R/W ^{*1}
		0: No parity error occurred 1: Parity error occurred	
4	UDRF	Underrun Error Flag The UDRF bit is valid when MODF flag is 1.	R/W ^{*1 *2}
		0: Mode fault error occurred (MODF = 1)1: Underrun error occurred (MODF = 1)	
5	SPTEF	SPI Transmit Buffer Empty Flag	R/W*3
		0: Data is in the transmit buffer1: No data is in the transmit buffer	
6	—	This bit is read as 0. The write value should be 0.	R/W
7	SPRF	SPI Receive Buffer Full Flag	R/W ^{*3}
		0: No valid data is in SPDR/SPDR_HA 1: Valid data is in SPDR/SPDR_HA	

Note 1. Only 0 can be written to clear the flag after reading 1.

Note 2. Clear the UDRF flag at the same time as the MODF flag.

Note 3. The write value should be 1.

OVRF flag (Overrun Error Flag)

The OVRF flag indicates the occurrence of an overrun error. In master mode (SPCR.MSTR bit = 1) and when the RSPCK clock auto-stop function is enabled (SPCR1.SCKASE bit = 1), overrun errors do not occur. This flag does not set to 1. For details, see section 28.3.8.1. Overrun errors.



RA2L1 User's Manual

[Setting condition]

• When the next serial transfer ends while the SPCR.TXMD bit is 0 and the receive buffer is full.

[Clearing condition]

• When 0 is written to the OVRF flag after the OVRF flag is confirmed to be 1 by a read of SPSR.

IDLNF flag (SPI Idle Flag)

The IDLNF flag indicates the transfer status of the SPI.

[Setting conditions]

Master mode

• When none of the conditions in the master mode [Clearing condition] is met.

Slave mode

• When the SPE bit in SPCR is 1, enabling the SPI function.

[Clearing conditions]

Master mode

When condition 1 or all other conditions are satisfied.

Condition 1: The SPE bit in SPCR is 0, indicating that the SPI is initialized.

Condition 2: The transmit buffer (SPTX) is empty, indicating that data for the next transfer is not set.

Condition 3: The SPI internal sequencer is in the idle state, indicating that operation up to next-access delay is complete.

Slave mode

• When condition 1 is satisfied.

MODF flag (Mode Fault Error Flag)

The MODF flag indicates the occurrence of a mode fault error or an underrun error. The UDRF flag indicates which error occurred.

[Setting conditions]

Multi-master mode

• When the input level of the SSLni pin changes to the active level while the SPCR.MSTR bit is 1 (master mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), triggering a mode fault error.

Slave mode

• When condition 1 or 2 is satisfied.

Condition 1: The SSLni pin is negated before the RSPCK cycle required for data transfer ends while the SPCR.MSTR bit is 0 (slave mode) and the SPCR.MODFEN bit is 1 (mode fault error detection is enabled), triggering a mode fault error.

Condition 2: The serial transfer begins with the SPCR.MSTR bit is set to 0 (slave mode), the SPCR.SPE bit is set to 1, and the transmission data not prepared, triggering an underrun error.

The active level of the SSLni signal is determined by the SSLP.SSLiP bit (SSLi signal polarity setting).

[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

PERF flag (Parity Error Flag)

The PERF flag indicates the occurrence of a parity error.

[Setting condition]

• When a serial transfer ends while the SPCR.TXMD bit is 0 and the SPCR2.SPPE bit is 1, triggering a parity error.



[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

UDRF flag (Underrun Error Flag)

The UDRF flag indicates the occurrence of an underrun error.

[Setting condition]

• When the serial transfer begins with the SPCR.MSTR bit is set to 0 (slave mode), the SPCR.SPE bit is set to 1, and the transmission data not prepared, triggering an underrun error.

[Clearing condition]

• When SPSR is read while this flag is 1, and then 0 is written to this flag.

SPTEF flag (SPI Transmit Buffer Empty Flag)

The SPTEF flag indicates the status of the transmit buffer for the SPI Data Register (SPDR/SPDR_HA).

[Setting conditions]

- When condition 1. or 2. is satisfied.
 - 1. The SPCR.SPE bit is 0, indicating that the SPI is initialized.
 - 2. Transmit data is transferred from the transmit buffer to the shift register.

[Clearing condition]

• When data is written to SPDR/SPDR_HA/SPDR_BY.

Data can only be written to SPDR/SPDR_HA/SPDR_BY when the SPTEF flag is 1. If data is written to the transmit buffer of SPDR/SPDR_HA when the SPTEF flag is 0, data in the transmit buffer is not updated.

SPRF flag (SPI Receive Buffer Full Flag)

The SPRF flag indicates the status of the receive buffer for the SPI Data Register (SPDR/SPDR_HA).

[Setting condition]

- Received data have been transferred to the SPDR from the shift register while the SPRF flag is 0. And satisfy the following. However, the SPRF flag does not change from 0 to 1 while the OVRF flag = 1.
 - The SPCR.TXMD bit is 0 (transmit-receive master mode, transmit-receive slave mode)

[Clearing condition]

• When received data is read from the SPDR/SPDR_HA.

28.2.5 SPDR/SPDR_HA/SPDR_BY : SPI Data Register

```
Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)
Offset address: 0x04
   Bit position: 31
                                                                                                                          0
      Bit field:
Value after reset: 0
                 0
                     0
                        0
                            0
                               0
                                  0 0
                                          0
                                             0 0 0
                                                       0 0 0
                                                                  0
                                                                     0
                                                                         0 0 0 0
                                                                                       0 0
                                                                                              0
                                                                                                 0
                                                                                                     0
                                                                                                        0
                                                                                                            0
                                                                                                               0
                                                                                                                   0
                                                                                                                      0
                                                                                                                          0
```

Bit	Symbol	Function	R/W
31:0	n/a	SPI Data	R/W

SPDR/SPDR_HA/SPDR_BY is the interface with the buffers that hold data for transmission and reception by the SPI. When accessing this register in words (the SPDCR.SPLW bit is 1), access SPDR. When accessing it in halfwords (the SPLW bit is 0), access SPDR_HA. When accessing it in byte (the SPDCR.SPBYT bit is 1), access SPDR_BY.



The transmit buffer (SPTX) and receive buffer (SPRX) are independent but are both mapped to SPDR/SPDR_HA. Figure 28.2 shows the configuration of the SPDR/SPDR_HA register.



Figure 28.2 Configuration of SPDR/SPDR_HA/SPDR_BY

The transmit and receive buffers each have one stage stages. The two stages of the buffer are all mapped to the single address of SPDR/SPDR_HA/SPDR_BY.

Data written to SPDR/SPDR_HA/SPDR_BY is written to a transmit-buffer stage (SPTXn) (n = 0), and then transmitted from the buffer. The receive buffer holds received data on completion of reception. The receive buffer is not updated if an overrun is generated.

Additionally, if the data length is not 32 bits, bits not referred to in SPTXn (n = 0) are stored in the associated bits in SPRXn (n = 0). For example, if the data length is 9 bits, the received data is stored in the SPRXn[8:0] bits, and the SPTXn[31:9] bits are stored in the SPRXn[31:9] bits.

(1) Bus interface

SPDR/SPDR_HA/SPDR_BY is an interface with 32-bit wide transmit and receive buffers, each of which has one stage stages, for a total of 8 bytes. The 8 bytes are mapped to the 4-byte address space for SPDR/SPDR_HA/SPDR_BY. Additionally, the unit of access for SPDR/SPDR_HA/SPDR_BY is selected by the SPI Word Access/Halfword Access Specification bit in the SPI Data Control Register (SPDCR.SPLW). SPDR can also be accessed with the access size specified by the SPI Byte Access bit in the SPI Data Control Register (SPDCR.SPBYT).

Flush the transmission data at the LSB end of the register, and store the received data at the LSB end.

The following sections describe the operations involved in writing to and reading from SPDR/SPDR_HA/SPDR_BY.

Writing

Data written to SPDR/SPDR_HA/SPDR_BY is written to a transmit buffer (SPTXn). This is not affected by the value of the SPDCR.SPRDTD bit, unlike when reading from SPDR/SPDR_HA/SPDR_BY.

Figure 28.3 shows the configuration of the bus interface with the transmit buffer when writing to SPDR/SPDR_HA/SPDR_BY.





Figure 28.3 Configuration of SPDR/SPDR_HA/SPDR_BY for write access

Even when the specified number of frames is written to the transmit buffer (SPTXn), the value of the buffer is not updated after completion of the writing and before generation of the next transmit buffer empty interrupt (when SPTEF is 0).

Reading

SPDR/SPDR_HA/SPDR_BY can be accessed to read the value of a receive buffer (SPRXn) or a transmit buffer (SPTXn). The setting in the SPI Receive/Transmit Data Select bit in the SPI Data Control Register (SPDCR.SPRDTD) selects whether reading is of the receive or transmit buffer.

Figure 28.4 shows the configuration of the bus interface with the receive and transmit buffers for reading from SPDR/SPDR_HA/SPDR_BY.



Figure 28.4 Configuration of SPDR/SPDR_HA/SPDR_BY for read access

After a transmit buffer empty interrupt is generated, reading from the transmit buffer returns all 0s after the completion of writing the data, until the next buffer empty interrupt is generated (when SPTEF is 0).

28.2.6 SPBR : SPI Bit Rate Register





Bit	Symbol	Function	R/W
7:0	n/a	Bit rate	R/W

SPBR sets the bit rate in master mode.

When the SPI is in slave mode, the bit rate depends on the bit rate of the input clock, regardless of the settings in SPBR and the SPCMD0.BRDV[1:0] bits (bit rate division setting). Use bit rates that satisfy the electrical characteristics of the device.

The bit rate is determined by combinations of the SPBR and SPCMD0.BRDV[1:0] settings in the SPI Command Register. The equation for calculating the bit rate is given as follows:

Bit rate =
$$\frac{f(\text{PCLK})}{2 \times (n+1) \times 2^N}$$

(PCLK = PCLKB)

In the equation, n denotes an SPBR setting (0, 1, 2, ..., 255), and N denotes a BRDV[1:0] setting (0, 1, 2, 3).

Table 28.3 lists examples of the relationship between the SPBR settings, the BRDV[1:0] settings, and bit rates.

 Table 28.3
 Relationship between SPBR settings, BRDV[1:0] settings, and bit rates

			Bit rate
SPBR (n)	BRDV[1:0] bits (N)	Division ratio	PCLKB = 32 MHz
0	0	2	16.0 Mbps
1	0	4	8.00 Mbps
2	0	6	5.33 Mbps
3	0	8	4.00 Mbps
4	0	10	3.20 Mbps
5	0	12	2.67 Mbps
5	1	24	1.33 Mbps
5	2	48	667 kbps
5	3	96	333 kbps
255	3	4096	7.81 kbps

28.2.7 SPDCR : SPI Data Control Register

```
        Base address:
        SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)
        Offset address:
        0x0B

        Differentiation
        7
        0
        5
        4
        2
        2
```

Dit position.	1	0	5	4	5	2	'	0
Bit field:	_	SPBY T	SPLW	SPRD TD	_	—	-	_
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W			
1:0	—	These bits are read as 0. The write value should be 0.	R/W			
3:2	_	lese bits are read as 0. The write value should be 0.				
4	SPRDTD	 SPI Receive/Transmit Data Select 0: Read SPDR/SPDR_HA values from receive buffer 1: Read SPDR/SPDR_HA values from transmit buffer, but only if the transmit buffer is empty 	R/W			
5	SPLW	SPI Word Access/Halfword Access Specification 0: Set SPDR_HA to valid for halfword access 1: Set SPDR to valid for word access	R/W			



Bit	Symbol	Function	R/W
6	SPBYT	SPI Byte Access Specification 0: SPDR/SPDR_HA is accessed in halfword or word (SPLW is valid) 1: SPDR_BY is accessed in byte (SPLW is invalid)	R/W
7	—	This bit is read as 0. The write value should be 0.	R/W

SPRDTD bit (SPI Receive/Transmit Data Select)

The SPRDTD bit selects whether the SPDR/SPDR_HA reads values from the receive buffer or from the transmit buffer. If reading is from the transmit buffer, the last value written to SPDR/SPDR_HA register is read. Read the transmit buffer after an SPI transmit buffer empty interrupt is generated.

For details, see section 28.2.5. SPDR/SPDR_HA/SPDR_BY : SPI Data Register.

SPLW bit (SPI Word Access/Halfword Access Specification)

The SPLW bit specifies the access width for SPDR. Access to SPDR_HA in halfwords is valid when the SPLW bit is 0 and access to SPDR in words is valid when the SPLW bit is 1. Also, when this bit is 0, set the SPI data length setting bits, SPCMD0.SPB[3:0], from 8 to 16 bits. Do not perform any operations when a data length of 20, 24, or 32 bits is specified.

SPBYT bit (SPI Byte Access Specification)

The SPBYT bit is used to set the data width of access to the SPI Data Register (SPDR). When SPBYT = 0, use word or half word access to SPDR/SPDR_HA. When SPBYT = 1 (in that case, SPLW is invalid), use byte access to SPDR_BY.

When SPBYT = 1, set the SPI data length bits (SPB[3:0]) in the SPI Command Register 0 (SPCMD0) to 8 bits. If SPB[3:0] are set to 9 to 16, 20, 24, or 32 bit, subsequent operation is not guaranteed.

28.2.8 SPCKD : SPI Clock Delay Register

Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)

Offset address: 0x0C



Bit	Symbol	Function	R/W
2:0	SCKDL[2:0]	RSPCK Delay Setting	R/W
		0 0 0: 1 RSPCK	
		0 1 0: 3 RSPCK	
		0 1 1: 4 RSPCK	
		1 0 0: 5 RSPCK	
		1 0 1: 6 RSPCK	
		110: 7 RSPCK	
		1 1 1: 8 RSPCK	
7:3	_	These bits are read as 0. The write value should be 0.	R/W

SPCKD specifies the RSPCK delay, the period from the beginning of SSLni signal assertion to RSPCK oscillation, when the SPCMD0.SCKDEN bit is 1.

SCKDL[2:0] bits (RSPCK Delay Setting)

The SCKDL[2:0] bits specify an RSPCK delay value when the SPCMD0.SCKDEN bit is 1. When using the SPI in slave mode, set the SCKDL[2:0] bits to 000b.



28.2.9 SSLND : SPI Slave Select Negation Delay Register

```
Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)
Offset address: 0x0D
Bit position: 7 6 5 4 3 2
```

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	_	_	_	_	_	SLNDL[2:0])]	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
2:0	SLNDL[2:0]	SSL Negation Delay Setting	R/W
		0 0 0: 1 RSPCK	
		0 0 1: 2 RSPCK	
		0 1 0: 3 RSPCK	
		0 1 1: 4 RSPCK	
		1 0 0: 5 RSPCK	
		1 0 1: 6 RSPCK	
		1 1 0: 7 RSPCK	
		1 1 1: 8 RSPCK	
7:3	_	These bits are read as 0. The write value should be 0.	R/W

SSLND specifies the SSL negation delay, the period from the transmission of a final RSPCK edge to the negation of the SSLni signal during a serial transfer by the SPI in master mode. If the contents of SSLND are changed while both the SPCR.MSTR and SPCR.SPE bits are 1, do not perform subsequent operations.

SLNDL[2:0] bits (SSL Negation Delay Setting)

The SLNDL[2:0] bits specify an SSL negation delay value when the SLNDEN bit in SPCMDn is 1 and the SPI is in master mode. When using the SPI in slave mode, set the SLNDL[2:0] bits to 000b.

28.2.10 SPND : SPI Next-Access Delay Register



Bit	Symbol	Function	R/W
2:0	SPNDL[2:0]	SPI Next-Access Delay Setting	R/W
		0 0 0: 1 RSPCK + 2 PCLKB	
		0 0 1: 2 RSPCK + 2 PCLKB	
		0 1 0: 3 RSPCK + 2 PCLKB	
		0 1 1: 4 RSPCK + 2 PCLKB	
		1 0 0: 5 RSPCK + 2 PCLKB	
		1 0 1: 6 RSPCK + 2 PCLKB	
		1 1 0: 7 RSPCK + 2 PCLKB	
		1 1 1: 8 RSPCK + 2 PCLKB	
7:3	_	These bits are read as 0. The write value should be 0.	R/W

SPND specifies the next-access delay, the non-active period of the SSLni signal after termination of a serial transfer, when the SPCMD0.SPNDEN bit is 1.

SPNDL[2:0] bits (SPI Next-Access Delay Setting)

The SPNDL[2:0] bits specify a next-access delay when the SPCMD0.SPNDEN bit is 1. When using the SPI in slave mode, set the SPNDL[2:0] bits to 000b.



28.2.11 SPCR2 : SPI Control Register 2

Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1) Offset address: 0x0F

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	SCKA SE	PTE	SPIIE	SPOE	SPPE
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	SPPE	 Parity Enable 0: Do not add parity bit to transmit data and do not check parity bit of receive data 1: When SPCR.TXMD = 0: Add parity bit to transmit data and check parity bit of receive data When SPCR.TXMD = 1: Add parity bit to transmit data but do not check parity bit of receive data 	R/W
1	SPOE	Parity Mode 0: Select even parity for transmission and reception 1: Select odd parity for transmission and reception	R/W
2	SPIIE	SPI Idle Interrupt Enable 0: Disable idle interrupt requests 1: Enable idle interrupt requests	R/W
3	PTE	 Parity Self-Testing 0: Disable self-diagnosis function of the parity circuit 1: Enable self-diagnosis function of the parity circuit 	R/W
4	SCKASE	RSPCK Auto-Stop Function Enable 0: Disable RSPCK auto-stop function 1: Enable RSPCK auto-stop function	R/W
7:5	-	These bits are read as 0. The write value should be 0.	R/W

SPPE bit (Parity Enable)

The SPPE bit enables or disables the parity function.

When the SPCR.TXMD bit is 0 and this bit is 1, the parity bit is added to transmit data and parity checking is performed for receive data.

When the SPCR.TXMD bit is 1 and this bit is 1, the parity bit is added to transmit data but parity checking is not performed for receive data.

SPOE bit (Parity Mode)

The SPOE bit specifies odd or even parity.

When even parity is set, parity bit addition is performed so that the total number of bits whose value is 1 in the transmit or receive character plus the parity bit is even. Similarly, when odd parity is set, parity bit addition is performed so that the total number of bits whose value is 1 in the transmit or receive character plus the parity bit is odd.

The SPOE bit is only valid when the SPPE bit is 1.

SPIIE bit (SPI Idle Interrupt Enable)

The SPIIE bit enables or disables the generation of SPI idle interrupt requests when an idle state is detected in the SPI and the SPSR.IDLNF flag clears is set to 0.

PTE bit (Parity Self-Testing)

The PTE bit enables self-diagnosis of the parity circuit to check whether the parity function is operating correctly.



SCKASE bit (RSPCK Auto-Stop Function Enable)

The SCKASE bit enables or disables the RSPCK auto-stop function. When this function is enabled, the RSPCK clock is stopped before an overrun error occurs, when data is received in master mode. For details, see section 28.3.8.1. Overrun errors.

28.2.12 SPCMD0 : SPI Command Register 0

Base address: SPIn = 0x4007_2000 + 0x0100 × n (n = 0, 1)

Offset address: 0x10

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	SCKD EN	SLND EN	SPND EN	LSBF		SPB[3:0]		Ι	:	SSLA[2:0]		BRD	V[1:0]	CPOL	CPHA
Value after reset:	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1

Bit	Symbol	Function	R/W
0	CPHA	RSPCK Phase Setting0: Select data sampling on leading edge, data change on trailing edge1: Select data change on leading edge, data sampling on trailing edge	R/W
1	CPOL	RSPCK Polarity Setting 0: Set RSPCK low during idle 1: Set RSPCK high during idle	R/W
3:2	BRDV[1:0]	Bit Rate Division Setting 0 0: Base bit rate 0 1: Base bit rate divided by 2 1 0: Base bit rate divided by 4 1 1: Base bit rate divided by 8	R/W
6:4	SSLA[2:0]	SSL Signal Assertion Setting 0 0 0: SSL0 0 0 1: SSL1 0 1 0: SSL2 0 1 1: SSL3 Others: Setting prohibited	R/W
7	_	This bit is read as 0. The write value should be 0.	R/W
11:8	SPB[3:0]	SPI Data Length Setting 0x0: 20 bits 0x1: 24 bits 0x2: 32 bits 0x3: 32 bits 0x8: 9 bits 0x9: 10 bits 0xA: 11 bits 0xB: 12 bits 0xC: 13 bits 0xD: 14 bits 0xE: 15 bits 0xF: 16 bits Others: 8 bits	R/W
12	LSBF	SPI LSB First 0: MSB-first 1: LSB-first	R/W
13	SPNDEN	 SPI Next-Access Delay Enable 0: Select next-access delay of 1 RSPCK + 2 PCLKB 1: Select next-access delay equal to the setting in the SPI Next-Access Delay Register (SPND) 	R/W
14	SLNDEN	 SSL Negation Delay Setting Enable 0: Select SSL negation delay of 1 RSPCK 1: Select SSL negation delay equal to the setting in the SPI Slave Select Negation Delay Register (SSLND) 	R/W



Bit	Symbol	Function	R/W
15	SCKDEN	 RSPCK Delay Setting Enable 0: Select RSPCK delay of 1 RSPCK 1: Select RSPCK delay equal to the setting in the SPI Clock Delay Register (SPCKD) 	R/W

The SPCMD0 register sets the transfer format for the SPI in master mode.

Set this register while the transmit buffer is empty (SPSR.SPTEF is 1 and data for the next transfer is not set), and before the setting of data to be transmitted when this register is referenced.

If the contents of SPCMD0 are changed while the SPCR.SPE bit is 1, do not perform subsequent operations.

CPHA bit (RSPCK Phase Setting)

The CPHA bit selects the RSPCK phase of the SPI in master or slave mode. Data communications between SPI modules require the same RSPCK phase setting between the modules.

CPOL bit (RSPCK Polarity Setting)

The CPOL bit selects the RSPCK polarity of the SPI in master or slave mode. Data communications between SPI modules require the same RSPCK polarity setting between the modules.

BRDV[1:0] bits (Bit Rate Division Setting)

The BRDV[1:0] bits determine the bit rate in combination with the settings in the SPBR register. (see section 28.2.6. SPBR : SPI Bit Rate Register). The SPBR settings determine the base bit rate. The BRDV[1:0] setting selects the bit rate obtained by dividing the base bit rate by 1, 2, 4, or 8. Different BRDV[1:0] bit settings can be specified in the SPCMD0 register. This enables execution of serial transfers at different bit rates for each command.

SSLA[2:0] bits (SSL Signal Assertion Setting)

The SSLA[2:0] bits control the SSLni signal assertion when the SPI performs serial transfers in master mode. When an SSLni signal is asserted, its polarity is determined by the value set in the associated SSLP. When the SSLA[2:0] bits are set to 000b in multi-master mode, serial transfers are performed with all the SSL signals in the negated state (as the SSLn0 pin acts as input).

When using the SPI in slave mode, set the SSLA[2:0] bits to 000b.

SPB[3:0] bits (SPI Data Length Setting)

The SPB[3:0] bits specify the transfer data length for the SPI in master or slave mode.

LSBF bit (SPI LSB First)

The LSBF bit specifies the data format of the SPI in master or slave mode to MSB-first or LSB-first.

SPNDEN bit (SPI Next-Access Delay Enable)

The SPNDEN bit specifies the next-access delay, the period from the time the SPI in master mode terminates a serial transfer and sets the SSLni signal inactive until the SPI enables the SSLni signal assertion for the next access. If the SPNDEN bit is 0, the SPI sets the next-access delay to 1 RSPCK + 2 PCLKB. If the SPNDEN bit is 1, the SPI inserts a next-access delay according to the SPND setting.

When using the SPI in slave mode, set the SPNDEN bit to 0.

SLNDEN bit (SSL Negation Delay Setting Enable)

The SLNDEN bit specifies the SSL negation delay, the period from the time the SPI in master mode stops RSPCK oscillation until the SPI sets the SSL ni signal to inactive. If the SLNDEN bit is 0, the SPI sets the SSL negation delay to 1 RSPCK. If the SLNDEN bit is 1, the SPI negates the SSL signal at the SSL negation delay according to the SSLND setting.

When using the SPI in slave mode, set the SLNDEN bit to 0.

SCKDEN bit (RSPCK Delay Setting Enable)

The SCKDEN bit specifies the SPI clock delay, the period from the point when the SPI in master mode asserts the SSLni signal until the RSPCK starts oscillation. If the SCKDEN bit is 0, the SPI sets the RSPCK delay to 1 RSPCK. If the SCKDEN bit is 1, the SPI starts the oscillation of RSPCK at an RSPCK delay according to the SPCKD setting.



When using the SPI in slave mode, set the SCKDEN bit to 0.

28.3 Operation

In this section, the serial transfer period refers to the period from the beginning of driving valid data to the fetching of the final valid data.

28.3.1 Overview of SPI Operation

The SPI is capable of synchronous serial transfers in the following modes:

- Slave mode (SPI operation)
- Single master mode (SPI operation)
- Multi-master mode (SPI operation)
- Slave mode (clock synchronous operation)
- Master mode (clock synchronous operation)

The SPI mode can be selected by using the MSTR, MODFEN, and SPMS bits in SPCR. Table 28.4 lists the relationship between SPI modes and SPCR settings, and a description of each mode.

Table 28.4	Relationship between S	PCR settings and S	PI modes (1 of 2)
------------	------------------------	--------------------	-------------------

Mode	Slave (SPI operation)	Single-master (SPI operation)	Multi-master (SPI operation)	Slave (clock synchronous operation)	Master (clock synchronous operation)		
MSTR bit setting	0	1	1	0	1		
MODFEN bit setting	0 or 1	0	1	0	0		
SPMS bit setting	0	0	0	1	1		
RSPCKn pins	Input	Output	Output/Hi-Z	Input	Output		
MOSIn pin	Input	Output	Output/Hi-Z	Input	Output		
MISOn pin	Output/Hi-Z	Input	Input	Output	Input		
SSLn0 pins	Input	Output	Input	Hi-Z ^{*1}	Hi-Z ^{*1}		
SSLn1 to SSLn3 pins	Hi-Z ^{*1}	Output	Output/Hi-Z	Hi-Z ^{*1}	Hi-Z ^{*1}		
SSL polarity change function	Supported	Supported	Supported	—	—		
Max transfer rate	PCLKB/4	PCLKB/2	PCLKB/2	PCLKB/4	PCLKB/2		
Clock source	RSPCK input	On-chip baud rate generator	On-chip baud rate generator	RSPCK input	On-chip baud rate generator		
Clock polarity	Тwo						
Clock phase	Тwo	Two	Two	One (CPHA = 1)	Two		
First transfer bit			MSB/LSB				
Transfer data length	8 to 16, 20, 24, 32 bits						
RSPCK delay control	Not supported	Supported	Supported	Not supported	Supported		
SSL negation delay control	Not supported	Supported	Supported	Not supported	Supported		
Next-access delay control	Not supported	Supported	Supported	Not supported	Supported		
Transfer trigger	SSL input active or RSPCK oscillation	Write to transmit buffer on generation of transmit buffer empty interrupt request (SPTEF = 1)	Write to transmit buffer on generation of transmit buffer empty interrupt request (SPTEF = 1)	RSPCK oscillation	Write to transmit buffer on generation of transmit buffer empty interrupt request (SPTEF = 1)		
Transmit buffer empty detection	Supported						



Mode	Slave (SPI operation)	Single-master (SPI operation)	Multi-master (SPI operation)	Slave (clock synchronous operation)	Master (clock synchronous operation)		
Receive buffer full detection	Supported ^{*2}						
Overrun error detection	Supported ^{*2}	Supported*2*4	Supported ^{*2*4}	Supported ^{*2}	Supported ^{*2}		
Parity error detection			Supported ^{*3*2}				
Mode fault error detection	Supported (MODFEN = 1)	Not supported	Supported	Not supported	Not supported		
Underrun error detection	Supported	Not supported	Not supported	Supported	Not supported		

Table 28.4 Relationship between SPCR settings and SPI modes (2 of 2)

Note 1. This function is not supported in this mode.

Note 2. When the SPCR TXMD bit is 1, detection of receiver buffer full, overrun error, and parity error are not performed.

Note 3. When the SPCR2.SPPE bit is 0, parity error detection is not performed.

Note 4. When the SPCR2.SCKASE bit is 1, overrun error detection does not proceed.

28.3.2 Controlling the SPI Pins

Based on the settings of the MSTR, MODFEN, and SPMS bits in SPCR and the PmnPFS.NCODR bit for I/O Ports, the SPI can switch pin states. Table 28.5 lists the relationship between pin states and bit settings. Setting the PmnPFS.NCODR bit for an I/O port to 0 selects the CMOS output. Setting it to 1 selects the open-drain output. The I/O port settings must follow this relationship.

Table 28.5	Relationshi	o between	pin states	and bit settin	as (1 o	f 2)
		5 801110011	pini otatoo		90 (1 0	• /

		Pin state ^{*2}	
Mode	Pin	PmnPFS.NCODR bit for I/O ports = 0	PmnPFS.NCODR bit for I/O ports = 1
Single-master mode (SPI operation)	RSPCKn	CMOS output	Open-drain output
(MSTR = 1, MODFEN = 0, SPMS = 0)	SSLn0 to SSLn3	CMOS output	Open-drain output
	MOSIn	CMOS output	Open-drain output
	MISOn	Input	Input
Multi-master mode (SPI operation) (MSTR = 1, MODFEN = 1, SPMS = 0)	RSPCKn ^{*3}	CMOS output/Hi-Z	Open-drain output/Hi-Z
	SSLn0	Input	Input
	SSLn1 to SSLn3 ^{*3}	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MOSIn ^{*3}	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MISOn	Input	Input
Slave mode (SPI operation) (MSTR = 0, SPMS = 0)	RSPCKn	Input	Input
	SSLn0	Input	Input
	SSLn1 to SSLn3 ^{*5}	Hi-Z ^{*1}	Hi-Z ^{*1}
	MOSIn	Input	Input
	MISOn ^{*4}	CMOS output/Hi-Z	Open-drain output/Hi-Z
Master mode (clock synchronous operation) (MSTR = 1, MODFEN = 0, SPMS = 1)	RSPCKn	CMOS output	Open-drain output
	SSLn0 to SSLn3 ^{*5}	Hi-Z ^{*1}	Hi-Z ^{*1}
	MOSIn	CMOS output	Open-drain output
	MISOn	Input	Input
Slave mode (clock synchronous operation) (MSTR = 0, SPMS = 1)	RSPCKn	Input	Input



		Pin state ^{*2}			
Mode	Pin	PmnPFS.NCODR bit for I/O ports = 0	PmnPFS.NCODR bit for I/O ports = 1		
	SSLn0 to SSLn3 ^{*5}	Hi-Z ^{*1}	Hi-Z ^{*1}		
	MOSIn	Input	Input		
	MISOn	CMOS output	Open-drain output		

Table 28.5 Relationship between pin states and bit settings (2 of 2)

Note 1. This function is not supported in this mode.

Note 2. SPI settings are not reflected in multiplexed pins for which the SPI function is not selected.

Note 3. When SSLn0 is at the active level, the pin state is Hi-Z. Whether or not the input signal is at the active level determines the setting of the SSLP.SSL0P bit.

Note 4. When SSLn0 is at the non-active level or the SPCR.SPE bit is 0, the pin state is Hi-Z. Whether or not the input signal is at the active level determines the setting of the SSLP.SSL0P bit.

Note 5. These pins are available for use as I/O port pins.

The SPI in single-master mode (SPI operation) or multi-master mode (SPI operation) determines the MOSI signal values during the SSL negation period based on the MOIFE and MOIFV bit settings in SPPCR, as listed in Table 28.6.

Table 28.6 MOSI signal value determination during SSL negation

MOIFE bit	MOIFV bit	MOSIn signal value during SSL negation
0	0, 1	Final data from previous transfer
1	0	Low
1	1	High

28.3.3 **SPI System Configuration Examples**

28.3.3.1 Single-master/single-slave with the MCU as a master

Figure 28.5 shows a single-master/single-slave SPI system configuration example where the MCU is used as a master. In the single-master/single-slave configuration, the SSLni outputs of the MCU (master) are not used. The SSL input of the SPI slave is fixed to the low level, and the SPI slave is maintained in the selected state.*1

Note 1. In the transfer format configured when the SPCMD0.CPHA bit is 0, the SSL signal for some slave devices cannot be fixed to an active level. In this case, always connect the SSLni output of the MCU to the SSL input of the slave device.

The MCU (master) drives the RSPCKn and MOSIn signals. The SPI slave drives the MISO signal.





28.3.3.2 Single-master/single-slave with the MCU as a slave

Figure 28.6 shows a single-master/single-slave SPI system configuration example where the MCU is used as a slave. When the MCU operates as a slave, the SSLn0 pin is used as SSL input. The SPI master drives the RSPCK and MOSI signals. The MCU (slave) drives the MISOn signal.^{*1}

Note 1. When SSLn0 is at a non-active level, the pin state is Hi-Z.

In the single-slave configuration when the SPCMD0.CPHA bit is set to 1, the SSLn0 input of the MCU (slave) is fixed to the low level and the MCU (slave) is maintained in the selected state. This enables serial transfer execution (Figure 28.7).







28.3.3.3 Single-master/multi-slave with the MCU as a master

Figure 28.8 shows a single-master/multi-slave SPI system configuration example where the MCU is used as a master. In this example, the SPI system includes the MCU (master) and four slaves (SPI slave 0 to SPI slave 3).

The RSPCKn and MOSIn outputs of the MCU (master) are connected to the RSPCK and MOSI inputs of SPI slaves 0 to 3. The MISO outputs of SPI slaves 0 to 3 are all connected to the MISOn input of the MCU (master). The SSLn0 to SSLn3 outputs of the MCU (master) are connected to the SSL inputs of SPI slaves 0 to 3, respectively.

The MCU (master) drives the RSPCKn, MOSIn, and SSLn0 to SSLn3 signals. Out of the SPI slaves 0 to 3, the slave that receives low-level input into the SSL input drives the MISO signal.





Figure 28.8 Single-master/multi-slave configuration example with the MCU as a master

28.3.3.4 Single-master/multi-slave with the MCU as a slave

Figure 28.9 shows a single-master/multi-slave SPI system configuration example where the MCU is used as a slave. In this example, the SPI system includes an SPI master and two MCUs (slaves X and Y).

The SPCK and MOSI outputs of the SPI master are connected to the RSPCKn and MOSIn inputs of the MCUs (slaves X and Y). The MISOn outputs of the MCUs (slaves X and Y) are all connected to the MISO input of the SPI master. The SSLX and SSLY outputs of the SPI master are connected to the SSLn0 inputs of the MCUs (slaves X and Y, respectively).

The SPI master drives the SPCK, MOSI, SSLX, and SSLY signals. Of the MCUs (slaves X and Y), the slave that receives low-level input into the SSLn0 input drives the MISOn signal.





28.3.3.5 Multi-master/multi-slave with the MCU as a master

Figure 28.10 shows a multi-master/multi-slave SPI system configuration example where the MCU is used as a master. In this example, the SPI system includes two MCUs (masters X and Y) and two SPI slaves (SPI slaves 1 and 2).

The RSPCKn and MOSIn outputs of the MCUs (masters X and Y) are connected to the RSPCK and MOSI inputs of SPI slaves 1 and 2. The MISO outputs of SPI slaves 1 and 2 are connected to the MISOn inputs of the MCUs (masters X and Y). Any generic port Y output from the MCU (master X) is connected to the SSLn0 input of the MCU (master Y). Any generic port X output of the MCU (master Y) is connected to the SSLn0 input of the MCU (master X). The SSLn1 and SSLn2 outputs of the MCUs (masters X and Y) are connected to the SSL inputs of the SPI slaves 1 and 2. In this configuration example, because the system can be comprised solely of SSLn0 input, and SSLn1 and SSLn2 outputs for slave connections, the SSLn3 output of the MCU is not required.

The MCU drives the RSPCKn, MOSIn, SSLn1, and SSLn2 signals when the SSLn0 input level is high. When the SSLn0 input level is low, the MCU detects a mode fault error, sets RSPCKn, MOSIn, SSLn1, and SSLn2 to Hi-Z, and releases the SPI bus directly to the other master. Of the SPI slaves 1 and 2, the slave that receives low-level input into the SSL input drives the MISO signal.





28.3.3.6 Master and slave in clock synchronous mode with the MCU configured as a master

Figure 28.11 shows a master and slave in clock synchronous mode configuration example where the MCU is used as a master. In this configuration, SSLni of the MCU (master) are not used.

The MCU (master) drives the RSPCKn and MOSIn signals. The SPI slave drives the MISO signal.





28.3.3.7 Master and slave in clock synchronous mode with the MCU as a slave

Figure 28.12 shows a master and slave in clock synchronous mode configuration example where the MCU is used as a slave. When the MCU operates as a slave (clock synchronous operation), the MCU (slave) drives the MISOn signal and the SPI master drives the SPCK and MOSI signals. In addition, SSLn0 to SSLn3 of the MCU (slave) are not used.

The MCU (slave) can only execute serial transfers in the single-slave configuration when the SPCMD0.CPHA bit is set to 1.





28.3.4 Data Formats

The data format of the SPI depends on the settings in SPI Command Register 0 (SPCMD0) and the parity enable bit in SPI Control Register 2 (SPCR2.SPPE). Regardless of whether the MSB or LSB is first, the SPI treats the range from the LSB bit in the SPI Data Register (SPDR/SPDR_HA) to the bit associated with the selected data length, as transfer data.

This section shows the format of one frame of data before or after transfer.

Data format with parity disabled

When parity is disabled, transmission or reception of data proceeds with the length in bits selected in the SPI data length setting in SPI Command Register 0 (SPCMD0.SPB[3:0]).

Data format with parity enabled

When parity is enabled, transmission or reception of data proceeds with the length in bits selected in the SPI data length setting in SPI Command Register 0 (SPCMD0.SPB[3:0]). In this case, however, the last bit is a parity bit.





28.3.4.1 Operation when parity is disabled (SPCR2.SPPE = 0)

When parity is disabled, data for transmission is copied to the shift register with no pre-processing. This section describes the connection between the SPI Data Register (SPDR/SPDR_HA) and the shift register in terms of the combination of MSB- or LSB-first order and data length.

(1) MSB-first transfer with 32-bit data

Figure 28.14 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, a SPI data length of 32 bits, and MSB-first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are copied to the shift register. Data for transmission is shifted out from the shift register from T31 to T30, and continuing to T00.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R31 to R00 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.





Figure 28.14 MSB-first transfer with 32-bit data and parity disabled

(2) MSB-first transfer with 24-bit data

Figure 28.15 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, an SPI data length of 24 bits for an example that is not 32 bits, and MSB-first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are copied to the shift register. Data for transmission is shifted out from the shift register from T23 to T22, and continuing to T00.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R23 to R00 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. The upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to bits T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.





Figure 28.15 MSB-first transfer with 24-bit data and parity disabled

(3) LSB-first transfer with 32-bit data

Figure 28.16 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity disabled, an SPI data length of 32 bits, and LSB-first selected.

In transmission, bits T31 to T00 from the current stage of the transmit buffer are reordered bit-by-bit to obtain the order T00 to T31 for copying to the shift register. Data for transmission is shifted out from the shift register in order from T00 to T01, and continuing to T31.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R00 to R31 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.





Figure 28.16 LSB-first transfer with 32-bit data and parity disabled

(4) LSB-first transfer with 24-bit data

Figure 28.17 shows the operation of the SPI Data Register (SPDR) and the shift register in transfers with parity disabled, an SPI data length of 24 bits for an example that is not 32, and LSB-first selected.

In transmission, the lower 24 bits (T23 to T00) from the current stage of the transmit buffer are reordered bit-by-bit to obtain the order T00 to T23 for copying to the shift register. Data for transmission is shifted out from the shift register from T00 to T01, and continuing to T23.

In reception, received data is shifted in bit-by-bit through bit[8] of the shift register. When the R00 to R23 bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer.

The upper 8 bits of the transmit buffer are stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.





Figure 28.17 LSB-first transfer with 24-bit data and parity disabled

28.3.4.2 Operation when parity is enabled (SPCR2.SPPE = 1)

When parity is enabled, the lowest-order bit of the data for transmission becomes a parity bit. Hardware calculates the value of the parity bit.

(1) MSB-first transfer with 32-bit data

Figure 28.18 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, an SPI data length of 32 bits, and MSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T31 to T01. This replaces the final bit, T00, and the whole value is copied to the shift register. Data is transmitted in the order T31, T30, ..., T01, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R31 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R31 to P is checked for parity.





(2) MSB-first transfer with 24-bit data

Figure 28.19 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, a SPI data length of 24 bits, and MSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T23 to T01. This replaces the final bit, T00, and the whole value is copied to the shift register. Data is transmitted in the order T23, T22, ..., T01, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R23 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R23 to P is checked for parity. The upper 8 bits of the transmit buffer is stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.




(3) LSB-first transfer with 32-bit data

Figure 28.20 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, an SPI data length of 32 bits, and LSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T30 to T00. This replaces the final bit, T31, and the whole value is copied to the shift register. Data is transmitted in the order T00, T01, ..., T30, and P.

In reception, received data is shifted in bit-by-bit through bit[0] of the shift register. When the R00 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P is checked for parity.





Figure 28.20 LSB-first transfer with 32-bit data and parity enabled

(4) LSB-first transfer with 24-bit data

Figure 28.21 shows the operation of the SPI Data Register (SPDR) and the shift register in a transfer with parity enabled, a SPI data length of 24 bits, and LSB-first selected.

In transmission, the value of the parity bit (P) is calculated from bits T22 to T00. This replaces the final bit, T23, and the whole value is copied to the shift register. Data is transmitted in the order T00, T01, ..., T22, and P.

In reception, received data is shifted in bit-by-bit through bit[8] of the shift register. When the R00 to P bits are collected after input of the required number of RSPCK cycles, the value in the shift register is copied to the receive buffer. On copying of data to the shift register, the data from R00 to P is checked for parity. The upper 8 bits of the transmit buffer is stored in the upper 8 bits of the receive buffer. Writing 0 to T31 to T24 during transmission leads to 0 being inserted in the upper 8 bits of the receive buffer.





Figure 28.21 LSB-first transfer with 24-bit data and parity enabled

28.3.5 Transfer Formats

28.3.5.1 When CPHA = 0

Figure 28.22 shows an example transfer format for the serial transfer of 8-bit data when the SPCMD0.CPHA bit is 0. Do not perform clock synchronous operation (SPCR.SPMS = 1) when the SPI operates in slave mode (SPCR.MSTR = 0) and the CPHA bit is 0. In Figure 28.22, RSPCKn (CPOL = 0) indicates the RSPCKn signal waveform when the SPCMD0.CPOL bit is 0, and RSPCKn (CPOL = 1) indicates the RSPCKn signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the SPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the SPI settings. For details, see section 28.3.2. Controlling the SPI Pins.

When the SPCMD0.CPHA bit is 0, the driving of valid data to the MOSIn and MISOn signals begins at an SSLni signal assertion. The first RSPCKn signal change that occurs after the SSLni signal assertion becomes the first transfer data fetch. After this, data is sampled every 1 RSPCKn cycle. The change timing for MOSIn and MISOn signals is 1/2 RSPCK cycles after the transfer data fetch timing. The CPOL bit setting does not affect the RSPCK signal operation timing as it only affects the signal polarity.

t1 denotes the RSPCK delay, the period from an SSLni signal assertion to RSPCKn oscillation. t2 denotes the SSL negation delay, the period from the termination of RSPCKn oscillation to an SSLni signal negation. t3 denotes the next-access delay, the period in which SSLni signal assertion is suppressed for the next transfer after the end of serial transfer. t1, t2, and t3 are controlled by a master device running on the SPI system. For a description of t1, t2, and t3 when the SPI is in master mode, see section 28.3.10.1. Master mode operation.





Figure 28.22 SPI transfer format when CPHA = 0

28.3.5.2 When CPHA = 1

Figure 28.23 shows an example transfer format for the serial transfer of 8-bit data when the SPCMD0.CPHA bit is 1. However, when the SPCR.SPMS bit is 1, the SSLni signals are not used, and only the three signals RSPCKn, MOSIn, and MISOn handle communications. In Figure 28.23, RSPCK (CPOL = 0) indicates the RSPCKn signal waveform when the SPCMD0.CPOL bit is 0 and RSPCK (CPOL = 1) indicates the RSPCKn signal waveform when the CPOL bit is 1. The sampling timing represents the timing at which the SPI fetches serial transfer data into the shift register. The I/O directions of the signals depend on the SPI mode (master or slave mode). For details, see section 28.3.2. Controlling the SPI Pins.

When the SPCMD0.CPHA bit is 1, the driving of invalid data to the MISOn signal begins at an SSLni signal assertion. The output of valid data to the MOSIn and MISOn signals begins at the first RSPCKn signal change that occurs after the SSLni signal assertion. After this, data is updated every 1 RSPCK cycle. The transfer data fetch timing is 1/2 RSPCK cycles after the data update timing. The SPCMD0.CPOL bit setting does not affect the RSPCKn signal operation timing. It only affects the signal polarity.

t1, t2, and t3 are the same as those when CPHA = 0. For a description of t1, t2, and t3 when the SPI of the MCU is in master mode, see section 28.3.10.1. Master mode operation.





28.3.6 Data Transfer Modes

Full-duplex synchronous serial communications or transmit operations can only be selected in the Communications Operating Mode Select bit (SPCR.TXMD). The register accesses shown in Figure 28.24 and Figure 28.25 indicate the condition of access to the SPDR/SPDR HA register, where W denotes a write cycle.

28.3.6.1 Full-duplex synchronous serial communications (SPCR.TXMD = 0)

Figure 28.24 shows an example of operation when the Communications Operating Mode Select bit (SPCR.TXMD) is set to 0. In this example, the SPI performs an 8-bit serial transfer when the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.





The operation of the flags at timings (1) and (2) in Figure 28.24 is as follows:



- 1. When a serial transfer ends with the receive buffer of SPDR_HA empty, the SPI generates a receive buffer full interrupt request (SPIi_SPRI), the SPI sets the SPSR.SPRF flag to 1, and copies the received data in the shift register to the receive buffer.
- 2. When a serial transfer ends with the receive buffer of SPDR_HA holding data that was received in the previous serial transfer, the SPI sets the SPSR.OVRF flag to 1, and discards the received data in the shift register. For details about the operation of the SPSR.OVRF flag, see section 28.3.8.1. Overrun errors.

28.3.6.2 Transmit-Only Serial Communications (SPCR.TXMD = 1)

Figure 28.25 shows an example of operation when the Communications Operating Mode Select bit (SPCR.TXMD) is set to 1. In this example, the SPI performs an 8-bit serial transfer when the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.



Figure 28.25 Operation example when SPCR.TXMD = 1

The operation of the flags at timings (1) to (3) in Figure 28.25 is as follows:

- 1. Make sure there is no data left in the receive buffer (the SPSR.SPRF flag is 0) and the SPSR.OVRF flag is 0 before entering transmit-only mode (SPCR.TXMD = 1).
- 2. When a serial transfer ends with the receive buffer of SPDR_HA empty, if the transmit-only mode is selected (SPCR.TXMD = 1), the SPSR.SPRF flag retains the value of 0, and the SPI does not copy the data in the shift register to the receive buffer.
- 3. Because the receive buffer of SPDR_HA does not hold data that was received in the previous serial transfer, even when a serial transfer ends, the SPSR.OVRF flag retains the value of 0, and the data in the shift register is not copied to the receive buffer.

In transmit-only mode (SPCR.TXMD = 1), the SPI transmits data but does not receive data. Therefore, the SPSR.SPRF and SPSR.OVRF flags remain 0 at timings (1) to (3).

28.3.7 Transmit Buffer Empty and Receive Buffer Full Interrupts

Figure 28.26 and Figure 28.27 show examples of operation of the transmit buffer empty interrupt (SPIi_SPTI) and the receive buffer full interrupt (SPIi_SPRI). The SPDR_HA register accesses shown in these figures indicate the conditions of access to the register, where W denotes a write cycle and R a read cycle. In Figure 28.26, the SPI performs an 8-bit serial transfer when SPCR.TXMD bit is 0, the SPCMD0.CPHA bit is 0, and the SPCMD0.CPOL bit is 0. In Figure 28.27, the SPI performs an 8-bit serial transfer when SPCR.TXMD bit is 0, the SPCMD0.CPHA bit is 0, the SPCMD0.CPHA bit is 1, and the SPCMD0.CPOL bit is 0.



The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.



Figure 28.26 Operation example of the SPIi_SPTI and SPIi_SPRI interrupts when CPHA = 0 and CPOL = 0 in master mode



Figure 28.27 Operation example of the SPIi_SPTI and SPIi_SPRI interrupts when CPHA = 1 and CPOL = 0 in master mode

The operation of the SPI at timings (1) to (5) in Figure 28.26 and Figure 28.27 is as follows:

- 1. When transmit data is written to SPDR_HA with the transmit buffer of SPDR_HA is empty and data for the next transfer is not set, the SPI writes data to the transmit buffer and clears the SPSR.SPTEF flag to 0.
- 2. If the shift register is empty, the SPI copies the data in the transmit buffer to the shift register, generates a transmit buffer empty interrupt request (SPIi_SPTI), and sets the SPSR.SPTEF flag to 1. How a serial transfer is started depends on the SPI mode. For details, see section 28.3. Operation, and section 28.3.11. Clock Synchronous Operation.
- 3. When transmit data is written to SPDR_HA either by the transmit buffer empty interrupt routine, or by the processing of the transmit buffer empty using the SPTEF flag, the SPI writes data to the transmit buffer and clears the SPTEF flag to 0. Because the data being transferred serially is stored in the shift register, the SPI does not copy the data in the transmit buffer to the shift register.
- 4. When the serial transfer ends with the receive buffer of SPDR_HA empty, the SPI copies the receive data in the shift register to the receive buffer, generates a receive buffer full interrupt request (SPIi_SPRI), and sets the SPRF flag to 1. Because the shift register becomes empty on completion of the serial transfer, if the transmit buffer is full before the serial transfer ended, the SPI sets the SPTEF flag to 1 and copies data in the transmit buffer to the shift register. Even

RA2L1 User's Manual



when received data is not copied from the shift register to the receive buffer in an overrun error status, on completion of the serial transfer, the SPI determines that the shift register is empty, so data transfer from the transmit buffer to the shift register is enabled.

5. When SPDR_HA is read either by the receive buffer full interrupt routine or processing of the receive buffer full interrupt using the SPRF flag, the receive data can be read.

If SPDR_HA is written to when the transmit buffer holds data that is not yet transmitted (the SPTEF flag is 0), the SPI does not update data in the transmit buffer. When writing to SPDR_HA, always use either a transmit buffer empty interrupt request or processing of the transmit buffer empty interrupt using the SPTEF flag. To use a transmit buffer empty interrupt, set the SPTIE bit in SPCR to 1. If the SPI function is disabled (the SPCR.SPE bit is 0), set the SPTIE bit to 0.

When serial transfer ends and the receive buffer is full (the SPRF flag is 1), the SPI does not copy data from the shift register to the receive buffer, and it detects an overrun error (see section 28.3.8. Error Detection). To prevent a receive data overrun error, read the received data using a receive buffer full interrupt request before the next serial transfer ends. To use an SPI receive buffer full interrupt, set the SPCR.SPRIE bit to 1.

Transmission and reception interrupts or the associated IELSRn.IR flags (where n is the interrupt vector number) in the ICU can be used to confirm the states of the transmit and receive buffers.

Similarly, the SPTEF and SPRF flags can be used to confirm the states of the transmit and receive buffers. See section 12, Interrupt Controller Unit (ICU) for the interrupt vector numbers.

28.3.8 Error Detection

In normal SPI serial transfers, data written to the transmit buffer of SPDR/SPDR_HA is transmitted, and received data can be read from the receive buffer of SPDR/SPDR_HA. If access is made to SPDR/SPDR_HA, an abnormal transfer might occur, depending on the status of the transmit or receive buffer or the status of the SPI at the beginning or end of serial transfer.

If an abnormal transfer occurs, the SPI detects the event as an underrun error, overrun error, parity error, or mode fault error. Table 28.7 lists the relationship between non-normal transfer operations and the SPI error detection function.

Operation	Occurrence condition	SPI operation	Error detection
1	SPDR/SPDR_HA is written when the transmit buffer is full.	The contents of the transmit buffer are keptWrite data is missing	None
2	SPDR/SPDR_HA is read when the receive buffer is empty.	The contents of the receive buffer and previously received data are output.	None
3	Serial transfer is started in slave mode when the SPI is not able to transmit data.	 Serial transfer is suspended Transmit or receive data is missing Driving of the MISOn output signal is stopped SPI function is disabled 	Underrun error
4	Serial transfer terminates when the receive buffer is full.	Keeps the contents of the receive bufferMissing receive data	Overrun error
5	An incorrect parity bit is received during full- duplex synchronous serial communication with the parity function enabled in following mode: • Transmit-receive master mode • Transmit-receive slave mode	The parity error flag is asserted	Parity error
6	The SSLn0 input signal is asserted when the serial transfer is idle in multi-master mode.	 Driving of the RSPCKn, MOSIn, SSLn1 to SSLn3 output signals is stopped SPI function is disabled 	Mode fault error
7	The SSLn0 input signal is asserted during serial transfer in multi-master mode.	 Serial transfer is suspended Transmit or receive data is missing Driving of the RSPCKn, MOSIn, SSLn1 to SSLn3 output signals is stopped SPI function is disabled 	Mode fault error

Table 28.7	Relationship between nor	-normal transfer operations and SP	I error detection (1 of 2)
------------	--------------------------	------------------------------------	----------------------------



Operation	Occurrence condition	SPI operation	Error detection
8	The SSLn0 input signal is negated during serial transfer in slave mode.	 Serial transfer is suspended Transmit or receive data is missing Driving of the MISOn output signal is stopped SPI function is disabled 	Mode fault error

Table 28.7 Relationship between non-normal transfer operations and SPI error detection (2 of 2)

In operation 1 described in Table 28.7, the SPI does not detect an error. To prevent data omission during writes to SPDR/SPDR_HA, the writes to SPDR/SPDR_HA must be executed using a transmit buffer empty interrupt request (when the SPSR.SPTEF flag is 1).

Similarly, the SPI does not detect an error in operation 2. To prevent extraneous data from being read, SPDR/SPDR_HA read must be executed with an SPI receive buffer full interrupt request (when the SPSR.SPRF flag is 1).

For information on the other errors, see the following sections:

- Underrun error, indicated in operation 3, see section 28.3.8.4. Underrun errors
- Overrun error, indicated in operation 4, see section 28.3.8.1. Overrun errors
- Parity error, indicated in operation 5, see section 28.3.8.2. Parity errors
- Mode fault error, indicated in operations 6 to 8, see section 28.3.8.3. Mode fault errors
- For the transmit and receive interrupts, see section 28.3.7. Transmit Buffer Empty and Receive Buffer Full Interrupts.

28.3.8.1 Overrun errors

If a serial transfer ends when the receive buffer of SPDR/SPDR_HA is full, the SPI detects an overrun error and sets the SPSR.OVRF flag to 1. When the OVRF flag is 1, the SPI does not copy data from the shift register to the receive buffer, so the data prior to the error occurrence is retained in the receive buffer. To set the OVRF flag to 0, write 0 to the OVRF flag after the CPU reads SPSR with the OVRF flag set to 1.

Figure 28.28 shows an example of operation of the OVRF and SPRF flags. The SPSR and SPDR_HA accesses shown in Figure 28.28 indicate the condition of accesses to the SPSR and SPDR_HA register, where W denotes a write cycle, and R a read cycle. In this example, the SPI performs an 8-bit serial transfer when SPCMD0.CPHA bit is 1 and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.



Figure 28.28 Operation example of the OVRF and SPRF flags

The operation of the flags at timings (1) to (4) in Figure 28.28 is as follows:

- 1. If a serial transfer terminates with the SPRF flag set to 1 (receive buffer full), the SPI detects an overrun error, and sets the OVRF flag to 1. The SPI does not copy the data in the shift register to the receive buffer. Even when the SPPE bit is 1, parity errors are not detected.
- 2. When SPDR/SPDR_HA is read, the SPI outputs the data in the receive buffer. The SPRF flag is then set to 0. The receive buffer becoming empty does not set the OVRF flag to 0.



- 3. If the serial transfer ends with the OVRF flag set to 1 (overrun error occurred), the SPI does not copy data in the shift register to the receive buffer (the SPRF flag does not set to 1). A receive buffer full interrupt is not generated. Even when the SPPE bit is 1, parity errors are not detected. In an overrun error state when the SPI does not copy the received data from the shift register to the receive buffer, on termination of the serial transfer, the SPI determines that the shift register is empty. This enables data transfer from the transmit buffer to the shift register.
- 4. If 0 is written to the OVRF flag after SPSR is read when the OVRF flag is 1, the OVRF flag clears is set to 0.

The occurrence of an overrun can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. When executing a serial transfer, you must ensure that overrun errors are detected early, for example by reading SPSR immediately after SPDR/SPDR_HA/SPDR_BY is read.

If an overrun error occurs and the OVRF flag sets to 1, normal reception operations cannot be performed until the OVRF flag is set to 0.

When the RSPCK auto-stop function is enabled (SPCR2.SCKASE = 1) in master mode, an overrun error does not occur. Figure 28.29 and Figure 28.30 show the clock stop waveform when a serial transfer continues while the receive buffer is full in master mode.



Figure 28.29 Clock stop waveform when serial transfer continues while receive buffer is full in master mode (CPHA = 1)





The operation of the flags at timings (1) and (2) in Figure 28.29 and Figure 28.30 is as follows:

- 1. When the receive buffer is full, an overrun error does not occur because the RSPCK clock is stopped.
- 2. If SPDR/SPDR_HA is read while the clock is stopped, data in the receive buffer can be read. The RSPCK clock restarts after reading the receive buffer (after the SPSR.SPRF flag is set to 0).

28.3.8.2 Parity errors

When full-duplex synchronous serial communications is performed with the SPCR.TXMD bit set to 0 and the SPCR2.SPPE bit set to 1, when serial transfer ends, the SPI checks whether there are parity errors. On detecting a parity error in the received data, the SPI sets the SPSR.PERF flag to 1. Because the SPI does not copy data in the shift register to the receive buffer when the SPSR.OVRF flag is set to 1, parity error detection is not performed for the received data. To set the PERF flag to 0, write 0 to the PERF flag after the SPSR register is read with the PERF flag set to 1.

Figure 28.31 shows an example of operation of the OVRF and PERF flags. The SPSR access shown in Figure 28.31 indicates the condition of access to the register, where W denotes a write cycle, and R a read cycle. In this example, full-duplex serial communication is performed while the SPCR2.SPPE bit is 1. The SPI performs an 8-bit serial transfer when SPCMD0.CPHA bit is 1 and the SPCMD0.CPOL bit is 0. The numbers given for RSPCKn in the waveform represent the number of RSPCK cycles, such as the number of transferred bits.





Figure 28.31 Operation example of the OVRF and PERF flags

The operation of the flags at timings (1) to (3) in Figure 28.31 is as follows:

- 1. If a serial transfer terminates with the SPI not detecting an overrun error, the SPI copies the data in the shift register to the receive buffer. The SPI checks the received data at this time and sets the PERF flag to 1 if a parity error is detected.
- 2. If 0 is written to the PERF flag after the SPSR register is read when the PERF flag is 1, the PERF flag is set to 0.
- 3. When the SPI detects an overrun error and serial transfer is terminated, the data in the shift register is not copied to the receive buffer. The SPI does not perform parity error detection at this time.

Parity errors can be checked for by either reading the SPSR register or using an SPI error interrupt and reading the SPSR register. When executing a serial transfer, such checks are required to ensure early detection of parity errors.

28.3.8.3 Mode fault errors

The SPI operates in multi-master mode when the SPCR.MSTR bit is 1, the SPCR.SPMS bit is 0, and the SPCR.MODFEN bit is 1. If the active level is input for the SSLn0 input signal of the SPI in multi-master mode, the SPI detects a mode fault error regardless of the status of the serial transfer, and sets the SPSR.MODF flag to 1. The active level of the SSLn0 signal is determined by the SSLP.SSL0P bit.

When the MSTR bit is 0, the SPI operates in slave mode. The SPI detects a mode fault error if the MODFEN bit of the SPI in slave mode is 1, and the SPMS bit is 0, and if the SSLn0 input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final valid data is fetched).

On detecting a mode fault error, the SPI stops the driving of the output signals and clears the SPCR.SPE bit to 0 (see section 28.3.9. Initializing the SPI). For multi-master configuration, detection of a mode fault error is used to stop the driving of output signals and the SPI function, which allows the master to be released.

The occurrence of a mode fault error can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. Detecting mode-fault errors without using the SPI error interrupt requires polling of SPSR.

When the MODF flag is 1, writing 1 to the SPE bit is ignored by the SPI. To enable the SPI function after the detection of a mode fault error, the MODF flag must be set to 0.

28.3.8.4 Underrun errors

While the SPI is operating in slave mode (SPCR.MSTR bit = 0), if serial transfer is started before transmit data output is ready with the SPCR.SPE bit set to 1 (SPI function enabled), the SPI detects an underrun error and sets the SPSR.MODF and SPSR.UDRF flags to 1.

On detecting an underrun error, the SPI stops the driving of output signals and clears the SPCR.SPE bit to 0 (see section 28.3.9. Initializing the SPI).

The occurrence of underrun errors can be checked either by reading SPSR or by using an SPI error interrupt and reading SPSR. Detecting underrun errors without using the SPI error interrupt requires polling of SPSR.



When the MODF flag is 1, writing 1 to the SPE bit is ignored by the SPI. To enable the SPI function after the detection of an underrun error, the MODF flag must be set to 0.

28.3.9 Initializing the SPI

If 0 is written to the SPCR.SPE bit or if the SPI sets the SPE bit to 0 because it detected a mode fault error or an underrun error, the SPI disables the SPI function and initializes some of the module functions. When a system reset is generated, the SPI initializes all of the module functions. This section describes initialization by clearing of the SPCR.SPE bit and by a system reset.

28.3.9.1 Initialization by clearing of the SPCR.SPE bit

When the SPCR.SPE bit is set to 0, the SPI initializes by:

- Suspending any serial transfer that is being executed
- Stopping the driving of output signals (Hi-Z) in slave mode
- Initializing the internal state of the SPI
- Initializing the transmit buffer of the SPI (the SPSR.SPTEF flag sets to 1)

Initialization by clearing of the SPE bit does not initialize the control bits of the SPI. For this reason, the SPI can be started in the same transfer mode in use prior to initialization when the SPE bit is set to 1 again.

The SPSR.SPRF, SPSR.OVRF, SPSR.MODF, SPSR.PERF, and SPSR.UDRF flags are not initialized. Therefore, even after the SPI is initialized, data from the receive buffer can be read to check the error status during an SPI transfer.

The transmit buffer is initialized to an empty state (the SPSR.SPTEF flag sets to 1). Therefore, if the SPCR.SPTIE bit is set to 1 after SPI initialization, a transmit buffer empty interrupt is generated. To disable any transmit buffer empty interrupts when the SPI is initialized, write 0 to the SPTIE bit simultaneously while writing 0 to the SPE bit.

28.3.9.2 Initialization by system reset

A system reset completely initializes the SPI by initializing all SPI control bits, status bits, and data registers, in addition to meeting the requirements described in section 28.3.9.1. Initialization by clearing of the SPCR.SPE bit.

28.3.10 SPI Operation

28.3.10.1 Master mode operation

The only difference between single- and multi-master mode operation is the use of mode fault error detection (see section 28.3.8. Error Detection). In single-master mode, the SPI does not detect mode fault errors whereas in multi-master mode, it does. This section explains operations that are common to both modes.

(1) Starting a serial transfer

The SPI updates the data in the transmit buffer (SPTX) when data is written to the SPI Data Register (SPDR/SPDR_HA) with the SPI transmit buffer empty, data for the next transfer is not set, and the SPSR.SPTEF flag is 0. When the shift register is empty, the SPI copies data from the transmit buffer to the shift register and starts serial transfer. On copying transmit data to the shift register, the SPI changes the status of the shift register to full. On termination of the serial transfer, it changes the status of the shift register cannot be referenced.

The polarity of the SSLni output pins depends on the SSLP register settings. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.

(2) Terminating a serial transfer

Regardless of the SPCMD0.CPHA bit setting, the SPI terminates the serial transfer after transmitting an RSPCKn edge associated with the final sampling timing. If free space is available in the receive buffer (SPRX) (the SPSR.SPRF flag is 0), on termination of the serial transfer, the SPI copies data from the shift register to the receive buffer of the SPDR/SPDR_HA register.

The final sampling timing varies depending on the bit length of transfer data. In master mode, the SPI data length depends on the SPCMD0.SPB[3:0] bit settings. The polarity of the SSLni output pin depends on the SSLP register settings. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.



(3) RSPCK delay (t1)

The RSPCK delay value of the SPI in master mode depends on the SPCMD0.SCKDEN bit setting and the SPCKD.SCKDL[2:0] bits setting. The SPI determines an RSPCK delay using the SPCMD0.SCKDEN bit and SPCKD.SCKDL[2:0] bits, as listed in Table 28.8. For a definition of RSPCK delay, see section 28.3.5. Transfer Formats.

Table 28.8	Relationship be	etween the SPCM	Dm.SCKDFN bit.	SPCKD.SCKDI [2:0]	l bits, and RSPCK delay
	itterationship be		DIII.OOKDEN DI,	OI OILD.OOILDELE.O	j bito, and itor oit aciay

SPCMD0.SCKDEN bit	SPCKD.SCKDL[2:0] bits	RSPCK delay
0	000b to 111b	1 RSPCK
1	000ь	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(4) SSL negation delay (t2)

The SSL negation delay value of the SPI in master mode depends on the SPCMD0.SLNDEN bit setting and the SSLND.SLNDL[2:0] bits setting. The SPI determines an SSL negation delay using the SPCMD0.SLNDEN bit and SSLND.SLNDL[2:0] bits, as listed in Table 28.9. For a definition of SSL negation delay, see section 28.3.5. Transfer Formats.

Table 28.9 Relationship between the SPCMDm.SLNDEN bit, SSLND.SLNDL[2:0] bits, and SSL negation delay

SPCMD0.SLNDEN bit	SSLND.SLNDL[2:0] bits	SSL negation delay
0	000b to 111b	1 RSPCK
1	000ь	1 RSPCK
	001b	2 RSPCK
	010b	3 RSPCK
	011b	4 RSPCK
	100b	5 RSPCK
	101b	6 RSPCK
	110b	7 RSPCK
	111b	8 RSPCK

(5) Next-access delay (t3)

The next-access delay value of the SPI in master mode depends on the SPCMD0.SPNDEN bit setting and the SPND.SPNDL[2:0] bits setting. The SPI determines a next-access delay during serial transfer using the SPCMD0.SPNDEN bit and SPND.SPNDL[2:0] bits, as listed in Table 28.10. For a definition of next-access delay, see section 28.3.5. Transfer Formats.

Table 28.10 Relationship between the SPCMDm.SPNDEN bit, SPND.SPNDL[2:0] bits, and next-access delay (1 of 2)

SPCMD0.SPNDEN bit	SPND.SPNDL[2:0] bits	Next-access delay
0	000b to 111b	1 RSPCK + 2 PCLKB



SPCMD0.SPNDEN bit	SPND.SPNDL[2:0] bits	Next-access delay
1	000ь	1 RSPCK + 2 PCLKB
	001b	2 RSPCK + 2 PCLKB
	010b	3 RSPCK + 2 PCLKB
	011b	4 RSPCK + 2 PCLKB
	100b	5 RSPCK + 2 PCLKB
	101b	6 RSPCK + 2 PCLKB
	110b	7 RSPCK + 2 PCLKB
	111b	8 RSPCK + 2 PCLKB

Table 28.10 Relationship between the SPCMDm.SPNDEN bit, SPND.SPNDL[2:0] bits, and next-access delay (2 of 2)

(6) Initialization flow

Figure 28.32 shows an example of SPI initialization flow when the SPI is in master mode. For information on how to set up the Interrupt Controller Unit (ICU), and I/O ports, see the descriptions given in the individual blocks.





(7) Software processing flow

Figure 28.33 to Figure 28.35 show examples of the software processing flow.



Transmit processing flow

When transmitting data, with the SPIi_SPII interrupt enabled, the CPU is notified of the completion of data transmission after the last data write for transmission.



Figure 28.33 Transmission flow in master mode

Receive processing flow

The SPI cannot handle receive-only operation. Even when there is no data to transmit, it is necessary to transmit dummy data.



RA2L1 User's Manual



Figure 28.34 Reception flow in master mode

Error processing flow

The SPI detects the following errors:

- Mode fault error
- Underrun error
- Overrun error
- Parity error

When a mode fault error is generated, the SPCR.SPE bit is automatically cleared, stopping operations for transmission and reception. Then Renesas recommends clearing the SPCR.SPE bit to stop operations for errors other than mode fault errors.

When an error is detected using an interrupt, clear the ICU.IELSRn.IR flag in the error processing routine. If this is not done, the ICU.IELSRn.IR flag might continue to indicate the SPIi_SPTI or SPIi_SPRI interrupt request. If the SPIi_SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the SPI.





Figure 28.35 Error processing flow in master mode

28.3.10.2 Slave mode operation

(1) Starting a serial transfer

When the SPCMD0.CPHA bit is 0, if the SPI detects an SSLn0 input signal assertion, it must drive valid data to the MISOn output signal. For this reason, when the CPHA bit is 0, the assertion of the SSLn0 input signal triggers the start of a serial transfer.

When the CPHA bit is 1, if the SPI detects the first RSPCKn edge in an SSLn0 signal asserted condition, it must drive valid data to the MISOn output signal. For this reason, when the CPHA bit is 1, the first RSPCKn edge in an SSLn0 signal asserted condition triggers the start of a serial transfer.

Regardless of the CPHA bit setting, the SPI drives the MISOn output signal on SSLn0 signal assertion. The data that is output by the SPI is either valid or invalid, depending on the CPHA bit setting.

For details on the SPI transfer format, see section 28.3.5. Transfer Formats. The polarity of the SSLn0 input signal depends on the SSLP.SSL0P setting.

(2) Terminating a serial transfer

Regardless of the SPCMD0.CPHA bit setting, the SPI terminates the serial transfer after detecting an RSPCKn edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies received data from the shift register to the receive buffer of the SPDR/SPDR_HA register. On termination of a serial transfer, the SPI changes the status of the shift register to empty, regardless of the receive buffer state. A mode fault error occurs if the SPI detects an SSLn0 input signal negation from the beginning of serial transfer to the end of serial transfer (see section 28.3.8. Error Detection).



The final sampling timing changes depending on the bit length of transfer data. In slave mode, the SPI data length is determined by the SPCMD0.SPB[3:0] bits setting. The polarity of the SSLn0 input signal is determined by the SSLP.SSL0P bit setting. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.

(3) Notes on single-slave operations

If the SPCMD0.CPHA bit is 0, the SPI starts serial transfers when it detects the assertion edge for an SSLn0 input signal. In the configuration shown in Figure 28.7, if the SPI is used in single-slave mode, the SSLn0 signal is fixed at an active state. Therefore, when the CPHA bit is set to 0, the SPI cannot correctly start a serial transfer. For the SPI to correctly execute transmit and receive operations in slave mode when the SSLn0 input signal is fixed at an active state, the CPHA bit must be set to 1. Do not fix the SSLn0 input signal if there is a requirement for setting the CPHA bit to 0.

(4) Burst transfer

If the SPCMD0.CPHA bit is 1, continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSLn0 input signal. When the CPHA bit is 1, the serial transfer period is the period from the first RSPCKn edge to the sampling timing for the reception of the final bit in an SSLn0 signal active state. Even when the SSLn0 input signal remains at the active level, the SPI can accommodate burst transfers, because it can detect the start of an access.

When the CPHA bit is 0, the second and subsequent serial transfers during burst transfer cannot be executed correctly.

(5) Initialization flow

Figure 28.36 shows an example of initialization flow for SPI operation when the SPI is in slave mode. For a description of how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.





Figure 28.36 Example initialization flow in slave mode for SPI operation



(6) Software processing flow

Transmit processing flow



Figure 28.37 Transmission flow in slave mode

Receive processing flow

The SPI does not handle receive-only operation, so processing for transmission is required.





Figure 28.38 Reception flow in slave mode

Error processing flow

In slave mode operation, even when a mode fault error is generated, the SPSR.MODF flag can be cleared regardless of the state of the SSLn0 pin.

When an error is detected by using an interrupt, clear the ICU.IELSRn.IR flag in the error processing routine. If this is not done, the ICU.IELSRn.IR flag might continue to indicate the SPIi_SPTI or SPIi_SPRI interrupt request. If the SPIi_SPRI interrupt request is indicated, read the receive buffer and initialize the sequencer in the SPI.





Figure 28.39 Error processing flow for slave mode

28.3.11 Clock Synchronous Operation

Setting the SPCR.SPMS bit to 1 selects clock synchronous operation of the SPI. In clock synchronous operation, the SSLni pin is not used, and the RSPCKn, MOSIn, and MISOn pins handle communications. All SSLni pins are available as I/O port pins.

Although clock synchronous operation does not require the use of the SSLni pin, operation of the module is the same as in SPI operation. In both master mode and slave mode operations, communications can be performed with the same flow as in SPI operation. However, mode fault errors are not detected, because the SSLni pin is not used.

Additionally, do not perform operation if clock synchronous operation is enabled when the SPCMD0.CPHA bit is set to 0 in slave mode (SPCR.MSTR = 0).

28.3.11.1 Master mode operation

(1) Starting serial transfer

The SPI updates the data in the transmit buffer (SPTX) of SPDR/SPDR_HA when data is written to the SPDR/SPDR_HA register with the transmit buffer empty, the data for the next transfer not set and the SPSR.SPTEF flag is 1. When the shift register is empty the SPI copies data from the transmit buffer to the shift register and starts serial transmission. On copying transmit data to the shift register, the SPI changes the status of the shift register to full, and on termination of serial transfer, it changes the status of the shift register cannot be referenced.

Transfer in clock synchronous operation is conducted without the SSLn0 output signal. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.



(2) Terminating serial transfer

The SPI terminates the serial transfer after transmitting an RSPCKn edge corresponding to the sampling timing. If free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies data from the shift register to the receive buffer of the SPI Data Register (SPDR/SPDR_HA).

The final sampling timing varies depending on the bit length of transfer data. In master mode, the SPI data length depends on the SPCMD0.SPB[3:0] bits setting. Transfer in clock synchronous operation is conducted without the SSLn0 output signal. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.

(3) Initialization flow

Figure 28.40 shows an example of initialization flow for clock synchronous operation when the SPI is used in master mode. For information on how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.





(4) Software processing flow

Software processing during clock synchronous master operation is the same as that for SPI master operation. For details, see (9) Software processing flow in section 28.3.10.1. Master mode operation. Mode fault errors do not occur in clock synchronous operation.



28.3.11.2 Slave mode operation

(1) Starting serial transfer

When the SPCR.SPMS bit is 1, the first RSPCKn edge triggers the start of a serial transfer in the SPI, and the SPI drives the MISOn output signal. The SSL0 input signal is not used in clock synchronous operation. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.

(2) Terminating serial transfer

The SPI terminates the serial transfer after detecting an RSPCKn edge corresponding to the final sampling timing. When free space is available in the receive buffer (the SPSR.SPRF flag is 0), on termination of serial transfer, the SPI copies received data from the shift register to the receive buffer of the SPDR/SPDR_HA register. On termination of a serial transfer, the SPI changes the status of the shift register to empty regardless of the receive buffer.

The final sampling timing changes depending on the bit length of transfer data. In slave mode, the SPI data length depends on the SPCMD0.SPB[3:0] bits setting. For details on the SPI transfer format, see section 28.3.5. Transfer Formats.

(3) Initialization flow

Figure 28.41 shows an example of initialization flow for clock synchronous operation when the SPI is used in slave mode. For a description of how to set up the ICU, DTC, and I/O ports, see the descriptions given in the individual blocks.





(4) Software processing flow

Software processing during clock synchronous slave operation is the same as that for SPI slave operation. For details, see (6)Software processing flow. Mode fault errors do not occur in clock synchronous mode.

28.3.12 Loopback Mode

When 1 is written to the SPPCR.SPLP2 bit or SPPCR.SPLP bit, the SPI shuts off the path between the MISOn pin and the shift register if the SPCR.MSTR bit is 1, or between the MOSIn pin and the shift register if the SPCR.MSTR bit is 0, and connects the input and output paths of the shift register, establishing a loopback mode. The SPI does not shut off the path between the MOSIn pin and the shift register if the SPCR.MSTR bit is 1, or between the SPCR.MSTR bit is 0. This scalled loopback mode. When a serial transfer is executed in loopback mode, the transmit data for the SPI or the reversed transmit data becomes the received data for the SPI.

Table 28.11 lists the relationship between the SPLP2 and SPLP bits and the received data. Figure 28.42 shows the configuration of the shift register I/O paths when the SPI in master mode is set to loopback mode (SPPCR.SPLP2 = 0, SPPCR.SPLP = 1).

Table 28.11	SPLP2 and SPLP bit settings and received data
-------------	---

SPPCR.SPLP2 bit	SPPCR.SPLP bit	Received data
0	0	Input data from the MOSIn pin or MISOn pin
0	1	Inverted transmit data
1	0	Transmit data
1	1	Transmit data



Figure 28.42 Configuration of shift register I/O paths in loopback mode for master mode

28.3.13 Self-Diagnosis of Parity Bit Function

The parity circuit consists of a parity bit adding unit used for transmit data and an error detecting unit used for received data. To detect defects in the parity bit adding unit and error detecting unit, the parity circuit performs self-diagnosis as shown in Figure 28.43.







28.3.14 Interrupt Sources

The SPI has the following interrupt sources:



- Receive buffer full
- Transmit buffer empty
- SPI error (mode-fault, underrun, overrun, or parity error)
- SPI idle
- Transmission-complete

The DTC can be activated by the receive buffer full or transmit buffer empty interrupt to perform data transfer.

Because the vector address for the SPIi_SPEI (SPI error interrupt) is allocated to interrupt requests on mode-fault, underrun, overrun, and parity errors, the actual interrupt source must be determined from the flags. Interrupt sources for the SPI are listed in Table 28.12. An interrupt is generated on satisfaction of one of the interrupt conditions in Table 28.12. Clear the receive buffer full and transmit buffer empty sources through a data transfer.

When using the DTC to perform data transmission and reception, you must first set up the DTC to be in a transfer-enabled status before setting the SPI. For information on setting up the DTC, see section 15, Data Transfer Controller (DTC).

If the conditions for generating a transmit buffer empty or receive buffer full interrupt occur while the ICU.IELSRn.IR flag is 1, the interrupt is not output as a request for the ICU but is retained internally (the capacity for retention is one request per source). A retained interrupt request is output when the ICU.IELSRn.IR flag becomes 0. A retained interrupt request is automatically discarded when it is output as an actual interrupt request. The interrupt enable bit (the SPCR.SPTIE or SPCR.SPRIE bit) for an internally retained interrupt request can also be set to 0.

Interrupt source	Symbol	Interrupt condition	DTC activation
Receive buffer full	SPIi_SPRI	The receive buffer becomes full (SPSR.SPRF flag is 1) while the SPCR.SPRIE bit is 1	Possible
Transmit buffer empty	SPIi_SPTI	The transmit buffer becomes empty (SPSR.SPTEF flag is 1) while the SPCR.SPTIE bit is 1	Possible
SPI error (mode-fault, underrun, overrun, or parity error)	SPIi_SPEI	The SPSR.MODF, OVRF, UDRF or PERF flag sets to 1 while the SPCR.SPEIE bit is 1	Impossible
SPI idle	SPIi_SPII	The SPSR.IDLNF flag sets to 0 while the SPCR2.SPIIE bit is 1	Impossible
Transmission-complete	SPII_SPTEND	 Master mode: an interrupt is generated when the IDLNF flag (SPI idle flag) changes from 1 to 0 Slave mode: an interrupt occurs on conditions shown in Table 28.14 	Impossible

Table 28.12 SPI interrupt sources

28.4 Event Link Controller Event Output

The Event Link Controller (ELC) can produce the following event output signals:

- Receive buffer full event output
- Transmit buffer empty event output
- Mode-fault, underrun, overrun, or parity error event output
- SPI idle event output
- Transmission-completed event output

The event link output signal is output regardless of the interrupt enable bit setting.

28.4.1 Receive Buffer Full Event Output

This event signal is output when received data is transferred from the shift register to the SPDR/SPDR_HA on completion of serial transfer.



28.4.2 Transmit Buffer Empty Event Output

This event signal is output when data for transmission is transferred from the transmit buffer to the shift register and when the value of the SPE bit changes from 0 to 1.

28.4.3 Mode-Fault, Underrun, Overrun, or Parity Error Event Output

This event signal is output when mode-fault, underrun, overrun, or parity error is detected. See section 28.5.4. Constraints on Mode-Fault, Underrun, Overrun, or Parity Error Event Output if using this event signal.

(1) Mode-fault

Table 28.13 lists the conditions for occurrence of a mode-fault event.

Table 28.13 Conditions for mode-fault occurrence

SPI mode	SPCR.MODFEN bit	SSLn0 pin	Remarks
SPI operation (SPMS = 0) Slave (SPCR.MSTR = 0)	1	Not active	Event is output only when the SSLn0 pin is deactivated during transmission

(2) Underrun

This event signal is output in response to an underrun when a serial transfer starts while the transmission data is not ready, and the value of the SPCR.MSTR bit is 0 and the SPCR.SPE bit is 1. Under these conditions, the MODF and UDRF flags are set to 1.

(3) Overrun

This event signal is output in response to an overrun when a serial transfer completes while the receive buffer contains unread data and the value of the SPCR.TXMD bit is 0. Under these conditions, the OVRF flag is set to 1.

(4) Parity error

This event signal is output in response to a parity error detected on completion of a serial transfer while the value of the TXMD bit in SPCR is 0 and the value of the SPPE bit in SPCR2 is 1.

28.4.4 SPI Idle Event Output

(1) In master mode

In master mode, an event is output when the condition for setting the IDLNF flag (SPI idle flag) to 0 is satisfied.

(2) In slave mode

In slave mode, an event is output when the SPCR.SPE bit is set to 0 (SPI is initialized).

28.4.5 Transmission-Completed Event Output

During both SPI and clock synchronous operations in master mode, an event is output when the IDLNF flag (SPI idle flag) changes from 1 to 0. Table 28.14 lists the conditions for occurrence of a transmission-completed event in slave mode.

Table 28.14	Conditions for generation of transmission-complete event in slave mode
-------------	--

Conditions	Transmit buffer state	Shift register state	Other
SPI operation (SPMS = 0)	Empty	Empty	Negation of SSLn0 input
Clock synchronous operation (SPMS = 1)	Empty	Empty	Edge detection of the last RSPCKn

Whether the operation is in master mode or slave mode, an event is not output if 0 is written to the SPCR.SPE bit in transmission or the SPCR.SPE bit is cleared by the mode-fault error or the underrun error.



28.5 Usage Notes

28.5.1 Settings for the Module-Stop State

The Module Stop Control Register B (MSTPCRB) can enable or disable the SPI operation. The SPI is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details on the Module Stop Control Register B, see section 10, Low Power Modes.

28.5.2 Constraint on Low-Power Functions

When using the module-stop function and entering a low-power mode other than Sleep mode, set the SPCR.SPE bit to 0 before completing communication.

28.5.3 Constraints on Starting Transfer

If the ICU.IELSRn.IR flag is 1 when transfer starts, the interrupt request is internally retained, which can lead to unanticipated behavior of the ICU.IELSRn.IR flag.

To prevent this, use the following procedure to clear interrupt requests before enabling operations (by setting the SPCR.SPE bit to 1):

- 1. Confirm that transfer stopped (the SPCR.SPE bit is 0).
- 2. Set the associated interrupt enable bit (SPCR.SPTIE bit or SPCR.SPRIE bit) to 0.
- 3. Read the associated interrupt enable bit (SPCR.SPTIE bit or SPCR.SPRIE bit) and confirm that its value is 0.
- 4. Set the ICU.IELSRn.IR flag to 0.

28.5.4 Constraints on Mode-Fault, Underrun, Overrun, or Parity Error Event Output

Using the mode-fault, underrun, overrun, or parity error event is prohibited if the SPI is in multi-master mode (when the SPCR.SPMS bit is 0, the SPCR.MSTR bit is 1, and the SPCR.MODFEN bit is 1).

28.5.5 Constraints on the SPSR.SPRF and SPSR.SPTEF Flags

If the polling flags, SPRF and SPTEF, are used, using the interrupts is prohibited, and you must set the SPCR.SPRIE and SPCR.SPTIE bits to 0. Either the interrupts or the flags can be used, but not both.



29. Cyclic Redundancy Check (CRC)

29.1 Overview

The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows to monitor the access to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.

Table 29.1 lists the CRC calculator specifications and Figure 29.1 shows a block diagram.

Item	Description	
Data size	8-bit	32-bit
Data for CRC calculation ^{*1}	CRC code generated for data in 8n-bit units (where n is a natural number)	CRC code generated for data in 32n-bit units (where n is a natural number)
CRC processor unit	Operation executed on 8 bits in parallel	Operation executed on 32 bits in parallel
CRC generating polynomial	One of three generating polynomials that is selectable: [8-bit CRC] • $X^8 + X^2 + X + 1$ (CRC-8) [16-bit CRC] • $X^{16} + X^{15} + X^2 + 1$ (CRC-16) • $X^{16} + X^{12} + X^5 + 1$ (CRC-CCITT).	$ \begin{array}{l} & \text{One of two generating polynomials that is} \\ \text{selectable:} \\ \text{[32-bit CRC]} \\ \bullet X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + \\ & X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 \\ & (\text{CRC-32}) \\ \bullet X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + \\ & X^{20} + X^{19} + X^{18} + X^{14} + X^{13} + X^{11} + X^{10} + \\ & X^9 + X^8 + X^6 + 1 (\text{CRC-32C}). \end{array} $
CRC calculation switching	The bit order of CRC calculation results can be s	witched for LSB-first or MSB-first communication
Module-stop function	Module-stop state can be set to reduce power co	onsumption
CRC snoop	Monitor reads from and writes to a certain register address	_

 Table 29.1
 CRC calculator specifications

Note 1. This function cannot divide data used in CRC calculations. Write data in 8-bit or 32-bit units.







29.2 Register Descriptions

29.2.1 CRCCR0 : CRC Control Register 0



0

0

0

0

0

0

Value after reset: 0

Bit	Symbol	Function	R/W
2:0	GPS[2:0]	CRC Generating Polynomial Switching	R/W
		0 0 1: 8-bit CRC-8 (X ⁸ + X ² + X + 1)	
		0 1 0: 16-bit CRC-16 ($X^{16} + X^{15} + X^2 + 1$)	
		0 1 1: 16-bit CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1)	
		1 0 0: 32-bit CRC-32 ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4$	
		$+ X^2 + X + 1)$	
		1 0 1: 32-bit CRC-32C ($X^{32} + X^{28} + X^{27} + X^{26} + X^{25} + X^{23} + X^{22} + X^{20} + X^{19} + X^{18} + X^{14}$	
		$+ X^{13} + X^{11} + X^{10} + X^9 + X^8 + X^6 + 1)$	
		Others: No calculation is executed	
5:3	—	These bits are read as 0. The write value should be 0.	R/W
6	LMS	CRC Calculation Switching	R/W
		0: Generate CRC code for LSB-first communication	
		1: Generate CRC code for MSB-first communication	
7	DORCLR	CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear	w
		0: No effect	
		1: Clear the CRCDOR/CRCDOR_HA/CRCDOR_BY register	

0

0



GPS[2:0] bits (CRC Generating Polynomial Switching)

The GPS[2:0] bits select the CRC generating polynomial.

LMS bit (CRC Calculation Switching)

The LMS bit selects the bit order of generated CRC code. Transmit the lower byte of the CRC code first for LSB-first communication and the upper byte first for MSB-first communication. For details on transmitting and receiving CRC code, see section 29.3. Operation.

DORCLR bit (CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear)

Write 1 to the DORCLR bit to set the CRCDOR/CRCDOR_HA/CRCDOR_BY register to 0x00000000. This bit is read as 0. Only 1 can be written to it.

29.2.2 CRCCR1 : CRC Control Register 1

Base address: CRC = 0x4007 4000 Offset address: 0x01 Bit position: 7 6 5 4 3 2 0 CRCS CRCS Bit field: _ _ ____ _ ΕN WR Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
5:0	—	These bits are read as 0. The write value should be 0.	R/W
6	CRCSWR	Snoop-On-Write/Read Switch 0: Snoop-on-read 1: Snoop-on-write	R/W
7	CRCSEN	Snoop Enable 0: Disabled 1: Enabled	R/W

CRCSWR bit (Snoop-On-Write/Read Switch)

The CRCSWR bit selects the direction of access in the CRC snoop function.

When this bit is set to 0 (initial value), the CRC snoop operation to read a specific register is enabled. Similarly, when this bit is set to 1, the CRC snoop operation to write a specific register is enabled.

CRCSEN bit (Snoop Enable)

When the CRCSEN bit is set to 1, the CRC snoop operation is enabled. When this bit is set to 0, the CRC snoop operation is disabled.

29.2.3 CRCDIR/CRCDIR_BY : CRC Data Input Register



Bit	Symbol	Function	R/W
31:0	n/a	CRC input data The CRCDIR register is a 32-bit read/write register to write data for CRC-32 or CRC-32C calculation. The CRCDIR_BY (CRCDIR[31:24], address: 0x4007_4004) is an 8-bit read/ write register to write data for CRC-8, CRC-16, or CRC-CCITT calculation.	R/W



29.2.4 CRCDOR/CRCDOR_HA/CRCDOR_BY : CRC Data Output Register

Base address:	CRC = 0x4007_	_4000
---------------	---------------	-------

Offset	address:	0x08

Bit position:	31																															0
Bit field:																																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
31:0	n/a	CRC output data The CRCDOR register is a 32-bit read/write register for CRC-32 or CRC-32C calculation. The CRCDOR_HA (CRCDOR[31:16], address: 0x4007_4008) register is a 16-bit read/write register for CRC-16 or CRC-CCITT calculation. The CRCDOR_BY (CRCDOR[31:24], address: 0x4007_4008) register is an 8-bit read/write register for CRC-8 calculation. Because its initial value is 0x00000000, rewrite the CRCDOR/CRCDOR_HA/CRCDOR_BY register to perform the calculations using a value other than the initial value. Data written to the CRCDIR/CRCDIR_BY register is CRC calculated and the result is stored in the CRCDOR/CRCDOR_HA/CRCDOR_BY register. If the CRC code is calculated following the transferred data and the result is 0x0000000, there is no CRC error.	R/W

29.2.5 CRCSAR : Snoop Address Register

Base address: CRC = 0x4007_4000

Offset address: 0x0C

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	—	—							CRCS	4[13:0]						
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
13:0	CRCSA[13:0]	Register Snoop Address These bits store the TDR or RDR address in the SCI module to snoop	R/W
15:14	—	These bits are read as 0. The write value should be 0.	R/W

CRCSA[13:0] bits (Register Snoop Address)

The CRCSA[13:0] bits specify the lower address 14 bits of the register monitored by the CRC snoop operation.

Only the following addresses can be used for the CRCSA[13:0] bits:

- 0x4007_0003: SCI0.TDR, 0x4007_0005:SCI0.RDR
- 0x4007_0023: SCI1.TDR, 0x4007_0025:SCI1.RDR
- 0x4007_0043: SCI2.TDR, 0x4007_0045: SCI2.RDR
- 0x4007_0063: SCI3.TDR, 0x4007_0065: SCI3.RDR
- 0x4007_0123: SCI9.TDR, 0x4007_0125:SCI9.RDR
- 0x4007_000F: SCI0.FTDRL, 0x4007_0011: SCI0.FRDRL.

29.3 Operation

29.3.1 Basic Operation

The CRC calculator generates CRC codes for use in LSB-first or MSB-first transfer.


The following examples show CRC code generation for input data (0xF0) using the 16-bit CRC-CCITT generating polynomial ($X^{16} + X^{12} + X^5 + 1$). In these examples, the value of the CRC Data Output Register (CRCDOR_HA) is cleared before CRC calculation.

When an 8-bit CRC (with the polynomial $X^8 + X^2 + X + 1$) is in use, the valid bits of the CRC code are obtained in CRCDOR_BY. When a 32-bit CRC is in use, the valid bits of the CRC code are obtained in CRCDOR.

Figure 29.2 and Figure 29.3 show the LSB-first and MSB-first data transmission examples respectively. Figure 29.4 and Figure 29.5 show the LSB-first and MSB-first data reception examples.





RA2L1 User's Manual





RA2L1 User's Manual

•								CRC	code	•							┥)ata)	•		
7	,						-	0	7							0	7	1						0	-		
	1	1	1	1	0	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0		\rightarrow	Input
			F				7			8	3				F				F				0				
2. W	/rite	0x8	3 to	the (CRC	Con	trol	Regis	ter 0	(CRC	CR0)															
С	RC	CR)								CR	CD	OR	HA													
1	7							0				15							8	7							0
	1	0	0	0	0	0		1 1] :		> [0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						Clea	ar C	RCDC	_ DR/C	RCD	DR_H	HA/C	CRC		BY												
5 1 4	Irita		0 to	tha		Dete		nut Do	aiota			ם נ	\mathbf{v}														
5. W		עגע סור		line	GRU	Data	3 111	putre	giste					ц л													
	пС 7							ſ	`		CR	15		пА					8	7							0
Γ	<u>′</u> 1	1	1	1	0	0			, קיר	<u> </u>	< Г	1	1	1	1	0	1	4	1	1	0	0	0	1	1	1	
L				·			_	<u> </u>	·	. /	Ĺ		I	-	-	0	1	1	_	I	0	0	0			I	1
								C	RC c	ode g	ener	atio	n														
4. W	/rite	0x8	F to	the	CRC	Data	a In	put Re	giste	er (CR	CDIF	к_ В	Y)														
С	RC		BY								CR	CD	OR_	HA													
7	7			_				0	_		_	15							8	7							0
	1	0	0	0	1	1		1 1			> [0	0	0	0	0	0	0	0	1	1	1	1	0	1	1	1
								CR	C co	de ge	nera	tion															
= \A	Irita		7 +0	tha		Dete		nut Do	aiota			ם נ	\mathbf{v}														
). VI		חגט סור		uie	GRU	Dala	a 111	putre	yiste				1) OD														
	кс 7		_D I					(`		CR	15	UR_	пА					0	7							0
Г	' 1	1	1	1	0	1		1 1	, 7 -		Γ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
L	·		<u> </u>		Ŭ	<u> </u>							U	0		U	0	U	0	Ū	0	U	U	U	0	U	Ū
								CR	U CO	ue ge	nerat	lion															
3. R	ead	the	calc	ulati	on re	sult	in tl	he CR	C Da	ita Ou	tput l	Reg	ister	(CR	CDC	R_H	A)										
			CRC	; coc	le = (00x0	00	\rightarrow no e	error																		

Figure 29.4 LSB-first data reception



RA2L1 User's Manual



29.3.2 CRC Snoop Function

The CRC snoop function monitors reads from and writes to a specific register and performs CRC calculation on the monitored data automatically. Because the CRC snoop function recognizes writes to and reads from a specific register address as a trigger to automatically perform CRC calculation, there is no need to write data to the CRCDIR_BY register. All I/O register specified in the section 29.2.5. CRCSAR : Snoop Address Register are subject to the CRC snoop. The CRC snoop is useful in monitoring writes to the SCIn.TDR (n = 0 to 3, 9) register, and reads from the SCIn.RDR (n = 0 to 3, 9) register.

To use this function, write the lower address 14 bits of a specific register to bits CRCSA13 to CRCSA0 in the CRCSAR register, and set CRCSEN bit in the CRCCR1 register to 1. Then, set the CRCSWR bit in the CRCCR1 register to 1 to enable snooping on writes to the target register, or set the CRCSWR bit in the CRCCR1 register to 0 to enable snooping on reads from the target register. It is possible that access to a target I/O register may be executed before the CRCSWR bit write completed. In this case, the data is not stored in the CRCDIR register. To avoid this issue, before accessing I/O register, read back the CRCSWR bit that was written to confirm that the write completed.

When both the CRCSEN and CRCSWR bits are set to 1, and data is written to a target register in a bus master module such as the CPU and DTC, the CRC calculator stores the data in the CRCDIR_BY register and performs CRC calculation.



Similarly, when the CRCSEN bit is set to 1, CRCSWR bit to 0, and data is read from a target register in a bus master module such as the CPU and DTC, the CRC calculator stores the data in the CRCDIR_BY register and performs CRC calculations.

When the CRC code is generated by using CRC-8, CRC-16, and CRC-CCITT generating polynomial, the target register is accessed in 1 byte (8 bits). Similarly, when the CRC code is generated by using CRC-32 and CRC-32C generating polynomial, the target register is accessed in words (32 bits).

29.4 Usage Notes

29.4.1 Settings for the Module-Stop State

The Module Stop Control Register C (MSTPCRC) can enable or disable CRC calculator operation. The CRC calculator is initially stopped after a reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

29.4.2 Note on Transmission

The transmission sequence for the CRC code differs based on whether the transmission is LSB-first or MSB-first. Figure 29.6 shows an LSB-first and MSB-first data transmission.







30. 12-Bit A/D Converter (ADC12)

30.1 Overview

The MCU includes 12-bit successive approximation A/D converter (ADC12) unit. Up to 19 analog input channels,temperature sensor output, internal reference voltage, and CTSU TSCAP voltage can be selected for conversion.

The ADC12 supports the following operating modes:

- Single scan mode to convert analog inputs of selected channels in ascending order of channel number
- Continuous scan mode to convert analog inputs of selected channels continuously in ascending order of channel number
- Group scan mode to divide analog inputs of channels into two groups (group A and B) and convert the analog inputs of selected channels for each group in ascending order of channel number.

In group scan mode, select two groups (group A and B). You can individually select the scan start conditions for each group (group A, B) and start scanning of each group at different times. In addition, when group A priority control operation is set, the ADC12 accepts group A scan start during group B A/D conversion, suspending group B conversion. This allows you to assign higher priority to A/D conversion start for group A.

In double trigger mode, the analog input of a selected channel is converted in single scan mode or group scan mode (group A), and data converted by the first and second A/D conversion start triggers are stored in different registers, providing duplexing of A/D converted data.

Self-diagnosis is performed once at the beginning of each scan, and one of the three reference voltage values generated in ADC12 is A/D converted.

The temperature sensor output and the internal reference voltage cannot be selected for conversion simultaneously. Perform A/D conversion independently for the temperature sensor output or the internal reference voltage.

The ADC12 also provides a compare function (window A and window B). The compare function specifies the upper reference value for window A and lower reference value for window B, and outputs an interrupt when the A/D converted value of the selected channel meets the comparison conditions.

The reference power supply pin (VREFH0), the analog block power supply pin (AVCC0), or the internal reference voltage can selected as the high-potential reference voltage. The reference power supply ground pin (VREFL0) or the analog block power supply ground pin (AVSS0) can be selected as the low-potential reference voltage. If the internal reference voltage is selected as the high-potential reference voltage, A/D conversion of the temperature sensor or internal reference voltage is prohibited.

Table 30.1 lists the ADC12 specifications and Table 30.2 list the functions. Figure 30.1 shows a block diagram of ADC12 and Table 30.3 lists the I/O pins.

Parameter	Specifications
Number of units	one unit
Input channels	Up to 19 channels (AN000 to AN014, AN017 to AN020)
Extended analog function	Temperature sensor output, , internal reference voltage, CTSU TSCAP voltage
A/D conversion method	Successive approximation method
Resolution	12-bit
Conversion time	Normal conversion mode (ADACSR.ADSAC = 0): 0.7 μ s/channel (when 12-bit A/D conversion clock PCLKD (ADCLK) operates at 64MHz) Fast conversion mode (ADACSR.ADSAC = 1): 0.67 μ s/channel (when 12-bit A/D conversion clock PCLKD (ADCLK) operates at 48MHz)
A/D conversion clock	Peripheral module clock PCLKB and A/D conversion clock PCLKD (ADCLK) can be set with the following division ratios: PCLKB to PCLKD (ADCLK) frequency ratio = 1:1, 1:2, 1:4

Table 30.1 ADC12 specifications (1 of 3)



Table 30.1	ADC12 specifications	(2 of 3)
------------	----------------------	----------

Parameter	Specifications
Data registers ^{*1}	 19 registers for analog input One register for A/D-converted data duplication in double trigger mode Two registers for A/D-converted data duplication during extended operation in double trigger mode One register for temperature sensor output One register for othernal reference voltage One register for SUTSCAP voltage One register for self-diagnosis A/D conversion results are stored in A/D data registers 12-bit accuracy for A/D conversion results A/D-converted value addition mode, in which the sum of all A/D-converted results is stored in the A/D data registers as a value with the conversion accuracy bit count + extended bits Double-trigger mode (selectable in single scan and group scan modes): The first unit of A/D-converted analog input data on one selected channel is stored in the data register for the channel, and the second unit is stored in the duplication register. Extended operation in double trigger mode (available for specific triggers): A/D-converted analog input data on one selected channel is stored in the duplication register provided for the associated trigger.
Operating modes ^{*2}	 Single scan mode: A/D conversion is performed only once on the analog inputs of arbitrarily selected channels , on the temperature sensor output, on the internal reference voltage, and the CTSU TSCAP voltage. Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of the selected channels. Group scan mode: Analog inputs of selected channels, the temperature sensor output, and the internal reference voltage are divided into groups A and B. Then A/D conversion of the analog inputs selected on a group basis is performed once. The scan start conditions can be independently selected for group A, B, allowing A/D conversion of group A, B to be started independently. Group scan mode (when group priority operation is selected): If a priority group trigger is input during scanning of a lower-priority group, the scanning of the lower-priority group is stopped and then scanning of the priority group is started. The order of priority is group A > group B.
Conditions for A/D conversion start	 Software trigger Synchronous triggers from the Event Link Controller (ELC) Asynchronous triggering by the external trigger pins, ADTRG0
Functions	 Variable sampling state count Self-diagnosis of A/D converter Selectable A/D-converted value addition mode or average mode Analog input disconnection detection function (discharge and precharge functions) Double-trigger mode (duplication of A/D conversion data) Automatic clear function for A/D data registers Digital comparison of values in the comparison register and data register, and comparison between values in the data registers
Interrupt sources	 In single scan mode (double trigger deselected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) can be generated on completion of single scan. A compare interrupt request (ADC120_CMPAI/ADC120_CMPBI) can be generated in response to a match with a digital comparison condition. A window compare ELC event signal (ADC120_WCMPM) can be generated in response to a match with a digital comparison condition. A window compare ELC event signal (ADC120_WCMPUM) can be generated in response to a match with a digital comparison condition. A window compare ELC event signal (ADC120_WCMPUM) can be generated in response to a mismatch with a digital comparison condition. In single scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of two scans. In continuous scan mode, an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of group A scan, and an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of group A scan, and an A/D scan end interrupt request for group B (ADC120_GBADI) can be generated on completion of group B scan. In group scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of group A scan, and an A/D scan end interrupt request for group B (ADC120_GBADI) can be generated on completion of group B scan. In group scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC event signal (ADC120_ADI) is generated on completion of two group A scans, and an A/D scan end interrupt request for group B (ADC120_GBADI) can be generated on completion of group B scan. In group scan mode (double trigger selected), an A/D scan end interrupt request (ADC120_ADI) and ELC even



ADC12 specifications (3 of 3) Table 30.1

Parameter	Specifications
ELC interface	 An event is generated upon completion of group A scan in group-scan mode. An event is generated upon completion of group B scan in group-scan mode. An event is generated when all scans complete. Scan can be started by a trigger from the ELC. An event is generated according to conditions of the compare function window in single-scan mode.
Reference voltage	 VREFH0, AVCC0, or internal reference voltage (external reference voltage or output voltage from reference voltage generation circuit) can be selected as the analog reference voltage. VREFL0 or AVSS0 can be selected as the analog reference ground.
Module-stop function	Module-stop state can be set to reduce power consumption. ^{*3}
Note 1. Changing the A/D	conversion accuracy also changes the A/D conversion time. For details, see section 30.3.6. Analog Input

Sampling and Scan Conversion Time. Note 2. When selecting the temperature sensor output and the internal reference voltage, do not use continuous scan mode or group scan mode.

Note 3. For details, see section 10, Low Power Modes.

Table 30.2 ADC12 functions

Parameter			function
Analog input channel			AN000 to AN014, AN017 to AN020 Internal reference voltage Temperature sensor output CTSU TSCAP voltage
Conditions for A/D conversion start	Software	Software trigger	Enabled
	Asynchronous trigger (external trigger)	Trigger input pin	ADTRG0
	Synchronous trigger (trigger from ELC)	ELC trigger	ELC_AD00, ELC_AD01
Interrupt			ADC120_ADI ADC120_GBADI ADC120_CMPAI ADC120_CMPBI
Output to ELC			ADC120_ADI ADC120_WCMPM ADC120_WCMPUM
Module-stop function settings ^{*1 *2}			MSTPCRD.MSTPD16 bit

Note 1. For details, see section 10, Low Power Modes.

Note 2. Wait 1 µs or longer to start A/D conversion after release from the module-stop state.





Figure 30.1 ADC12 block diagram

Table 30.3 lists the ADC12 I/O pins.

Table 30.3 ADC12 I/O pins

Pin name	I/O	Function
AVCC0	Input	Analog block power supply pin (Connect to VCC when ADC12/DAC12 is not used.)
AVSS0	Input	Analog block power supply ground pin (Connect to VSS when ADC12/DAC12 is not used.)
VREFH0	Input	Analog reference voltage supply pin
VREFL0	Input	Analog reference ground pin
AN000 to AN014, AN017 to AN020	Input	Analog input pins 0 to 14, 17 to 20
ADTRG0	Input	External trigger input pin for starting A/D conversion



30.2 Register Descriptions

30.2.1 ADDRn : A/D Data Registers n (n = 0 to 14, 17 to 20)

Base address: ADC120 = 0x4005_C000

Offset address: $0x020 + 0x2 \times n$ (n = 0 to 14, 17 to 20)

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								ADDR	[15:0]							
L Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ADDR [15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.4 and Table 30.5.	

ADDRn registers are 16-bit read-only registers to store A/D conversion results.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

(1) When A/D-converted value addition/average mode is not selected

Table 30.4 shows the example of bit assignment for 12-bit accuracy.

Table 30.4 Example of bit assignment for 12-bit accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	These	e bits ar	e read	as 0.	Conve 12-bit	erted Va A/D-co	alue 11 Inverted	to 0: d value								
Left-justified data with 12- bit accuracy	Conve 12-bit	erted Va A/D-cc	alue 11 onvertee	to 0: d value									These	e bits ar	e read	as 0.

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, these registers indicate the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, these registers indicate the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.5 shows example of the bit assignment for 12-bit accuracy.



Table 30.5 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	0: convei	rsion re	esults							-	-		
When 1, 2, 3, or 4 conversion times is specifiedThese bits are read as 0.Added Value 13 to 0: 14-bit sum of A/D conversion results																	
Left-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	0: convei	rsion re	esults										
	When 1, 2, 3, or 4 conversion times is specified	Adde 14-bit	d Valu t sum o	e 13 to of A/D	0: convei	rsion re	esults									These are re as 0.	e bits ead

30.2.2 ADDBLDR : A/D Data Duplexing Register



Bit	Symbol	Function	R/W
15:0	ADDBLDR [15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.6 and Table 30.7.	

ADDBLDR register is a 16-bit read-only register to store A/D conversion results in response to a second trigger in double-trigger mode.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

(1) When A/D-converted value addition/average mode is not selected

Table 30.6 shows the example of bit assignment for 12-bit accuracy.

Table 30.6Example of bit assignment for 12-bit accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	These	bits ar	e read	as 0.	Conve 12-bit	erted Va A/D-co	alue 11 nverteo	to 0: d value				-				
Left-justified data with 12- bit accuracy	Conve 12-bit	erted Va A/D-co	alue 11 nverteo	to 0: d value									These	e bits ar	e read	as 0.

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a



specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.7 shows example of the bit assignment for 12-bit accuracy.

Table 30.7 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	Added Value 15 to 0: 16-bit sum of A/D conversion results														
	When 1, 2, 3, or 4 conversion times is specified	These are re as 0.	These bitsAdded Value 13 to 0:are read14-bit sum of A/D conversion resultsas 0.14-bit sum of A/D conversion results														
Left-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	Added Value 15 to 0: 16-bit sum of A/D conversion results														
	When 1, 2, 3, or 4 conversion times is specified	Added Value 13 to 0: - 14-bit sum of A/D conversion results -									These are re as 0.	e bits ead					

30.2.3 ADDBLDRn : A/D Data Duplexing Register n (n = A, B)



Bit	Symbol	Function	R/W
15:0	ADDBLDR [15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.8 and Table 30.9.	

ADDBLDRn registers are 16-bit read-only registers to store A/D conversion results in response to respective triggers during extended operation in double-trigger mode.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.



(1) When A/D-converted value addition/average mode is not selected

Table 30.8 shows the example of bit assignment for 12-bit accuracy.

		-														
Accuracy b15 b14 b13 b12		b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0		
Right-justified data with 12-bit accuracy	These	bits ar	e read	as 0.	Conve 12-bit	erted Va A/D-co	alue 11 onverteo	to 0: d value								
Left-justified data with 12- bit accuracy	Conve 12-bit	rted Va A/D-cc	alue 11 Inverted	to 0: d value									These	e bits ar	e read	as 0.

Table 30.8 Example of bit assignment for 12-bit accuracy

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, these registers indicate the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, these registers indicate the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.9 shows example of the bit assignment for 12-bit accuracy.

Table 30.9 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	Added Value 15 to 0: 16-bit sum of A/D conversion results														
	When 1, 2, 3, or 4 conversion times is specified	These are re as 0.	These bitsAdded Value 13 to 0:are read14-bit sum of A/D conversion resultsas 0.														
Left-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	Added Value 15 to 0: 16-bit sum of A/D conversion results														
	When 1, 2, 3, or 4 conversion times is specified	Added Value 13 to 0: 14-bit sum of A/D conversion results									Thes are re as 0.	e bits ead					

30.2.4 ADTSDR : A/D Temperature Sensor Data Register





Bit	Symbol	Function	R/W
15:0	ADTSDR [15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.10 and Table 30.11.	

ADTSDR register is a 16-bit read-only register to store A/D conversion result of the temperature sensor output.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

(1) When A/D-converted value addition/average mode is not selected

Table 30.10 shows the example of bit assignment for 12-bit accuracy.

Table 30.10 Example of bit assignment for 12-bit accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	These	e bits ar	e read	as 0.	Conve 12-bit	erted Va A/D-co	alue 11 nverteo	to 0: d value								
Left-justified data with 12- bit accuracy	Conve 12-bit	erted Va A/D-co	alue 11 onverteo	to 0: d value									These	e bits ar	e read	as 0.

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.11 shows example of the bit assignment for 12-bit accuracy.

Table 30.11Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected
(1 of 2)

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	4dded Value 15 to 0: 6-bit sum of A/D conversion results									·			-	-	
	e bits ead	Adde 14-bi	d Valu t sum o	e 13 to of A/D	o 0: convei	rsion re	esults										



Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Left-justified data with 12-bit accuracy	When 16 conversion times is specifiedAdded Value 15 to 0: 16-bit sum of A/D conversion results																
	When 1, 2, 3, or 4 conversion times is specified	Adde 14-bi	d Valu t sum o	e 13 to of A/D	o 0: convei	rsion re	esults									These are re as 0.	e bits ead

Table 30.11Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected
(2 of 2)

30.2.5 ADOCDR : A/D Internal Reference Voltage Data Register

Offset address: 0x01C

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ADOCDR [15:0]															
L Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ADOCDR [15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.12 and Table 30.13.	

ADOCDR register is a 16-bit read-only register to store A/D conversion result of the internal reference voltage.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

(1) When A/D-converted value addition/average mode is not selected

Table 30.12 shows the example of bit assignment for 12-bit accuracy.

Table 30.12 Example of bit assignment for 12-bit accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	These	These bits are read as 0.				erted Va A/D-co	alue 11 Inverteo	to 0: d value								
Left-justified data with 12- bit accuracy	Conve 12-bit	erted Va A/D-co	alue 11 nverteo	to 0: d value									These	e bits ar	e read	as 0.

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.



For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.13 shows example of the bit assignment for 12-bit accuracy.

Table 30.13 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	0: convei	rsion re	esults								-		
	When 1, 2, 3, or 4 conversion times is specified	These are re as 0.	e bits ead	Adde 14-bi	d Valu t sum o	e 13 to of A/D	o 0: convei	rsion re	esults								
Left-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	o 0: convei	rsion re	esults										
	When 1, 2, 3, or 4 conversion times is specified	Adde 14-bit	d Valu t sum o	e 13 to of A/D	o 0: convei	rsion re	esults									These are re as 0.	e bits ead

30.2.6 ADCTDR : A/D CTSU TSCAP Voltage Data Register

Base address: ADC120 = 0x4005_C000

Offset address: 0x040

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								ADCTD	R[15:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ADCTDR[15:0]	Converted Value 15 to 0	R
		Functions vary depending on the selected mode and accuracy. See Table 30.14 and Table 30.15.	

ADCTDR register is a 16-bit read-only register to store A/D conversion results of the CTSU TSCAP voltage.

The following conditions determine the formats for data in the A/D data registers:

- Setting of the A/D Data Register Format Select bit (ADCER.ADRFMT) (flush-left or flush-right)
- Setting of the Addition/Average Count Select bits (ADADC.ADC[2:0]) (1, 2, 3, 4, or 16 times)
- Setting of the Average Mode Enable bit (ADADC.AVEE) (addition or average).

This section describes the data formats for these conditions in different modes.

(1) When A/D-converted value addition/average mode is not selected

Table 30.14 shows the example of bit assignment for 12-bit accuracy.

Table 30.14Example of bit assignment for 12-bit accuracy (1 of 2)

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	These	e bits ar	e read	as 0.	Conve 12-bit	erted Va A/D-co	alue 11 onverteo	to 0: d value								



•			-													
Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Left-justified data with 12-	Conve	erted Va	alue 11	to 0:	-	-	-	-	-				These	e bits ar	e read	as 0.
bit accuracy	12-bit	A/D-cc	onvertee	d value												

Table 30.14 Example of bit assignment for 12-bit accuracy (2 of 2)

(2) When A/D-converted value average mode is selected

A/D-converted value average mode can be selected when 2 or 4 times is specified in the A/D-converted value addition mode. When A/D converted value average mode is selected, this register indicates the mean of A/D-converted values on a specific channel. The value is stored in the A/D data register based on the setting of the A/D Data Register Format Select bit in the same way as for normal A/D conversion.

(3) When A/D-converted value addition mode is selected

For 12-bit accuracy, 1, 2, 3, or 4 times can be selected in the A/D-converted value addition mode. A/D conversion results are stored in the A/D data register as a 2-bit-extended value of the specified conversion accuracy.

For 12-bit accuracy, 16 times can also be selected in the A/D-converted value addition mode. In A/D-converted value addition mode, this register indicates the value that is obtained by adding A/D-converted values on a specific channel. A/D conversion results are stored in the A/D data register as a 4-bit-extended value of the specified conversion accuracy.

When A/D-converted value addition mode is selected, the value is stored in the A/D data register based on the settings of the A/D Data Register Format Select bits.

Table 30.15 shows example of the bit assignment for 12-bit accuracy.

Table 30.15 Example of bit assignment for 12-bit accuracy when A/D-converted value addition mode is selected

Accuracy		b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	o 0: convei	rsion re	esults										
	When 1, 2, 3, or 4 conversion times is specified	These are re as 0.	e bits ead	Adde 14-bi	d Valu t sum o	e 13 to of A/D	0: conve	rsion re	esults								
Left-justified data with 12-bit accuracy	When 16 conversion times is specified	Adde 16-bit	d Valu t sum o	e 15 to of A/D	o 0: convei	rsion re	esults										
	When 1, 2, 3, or 4 conversion times is specified	Adde 14-bit	d Valu t sum o	e 13 to of A/D	o 0: convei	rsion re	esults									Thes are re as 0.	e bits ead

30.2.7 ADRD : A/D Self-Diagnosis Data Register



Bit	Symbol	Function	R/W
11:0	AD[11:0]	Converted Value 11 to 0	R
		12-bit A/D-converted value	
13:12	—	These bits are read as 0.	R



Bit	Symbol	Function	R/W
15:14	DIAGST[1:0]	Self-Diagnosis Status For details on self-diagnosis, see section 30.2.16. ADCER : A/D Control Extended Register.	R
		0 0: Self-diagnosis not executed after power-on.0 1: Self-diagnosis was executed using the 0 V voltage.	
		 1 0: Self-diagnosis was executed using the reference voltage^{*1} × 1/2. 1 1: Self-diagnosis was executed using the reference voltage ^{*1}. 	

Note: The example of the bit assignment for the right-justified data with 12-bit accuracy is indicated.

Note 1. The reference voltage refers to VREFH0, AVCC0, or internal reference voltage by ADHVREFCNT setting.

ADRD is a 16-bit read-only register that holds the A/D conversion results based on the self-diagnosis of the ADC12. In addition to the AD[11:0] bits indicating the A/D-converted value, it includes the Self-Diagnosis Status bit (DIAGST[1:0]).

The settings of the A/D data register format and the A/D conversion accuracy determines the formats for data in this register.

The A/D-converted value addition and average modes cannot be applied to the A/D self-diagnosis function. For details on self-diagnosis, see section 30.2.16. ADCER : A/D Control Extended Register.

This section describes the data formats for each condition. The register diagram and the register bit table shown in this section indicate example of the bit assignment for the left and right-justified data with 12-bit accuracy.

Table 30.16 Bit assignment for each right-justified accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Right-justified data with 12- bit accuracy	DIAGS	ST[1:0]	_		AD[11:	0]										

Table 30.17 Bit assignment for each left-justified accuracy

Accuracy	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Left-justified data with 12- bit accuracy	AD[11:	0]													DIAGS	T[1:0]

30.2.8 ADCSR : A/D Control Register

Base address: ADC120 = 0x4005_C000

Offset address: 0x000

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ADST	ADCS	6[1:0]	_	_	ADHS C	TRGE	EXTR G	DBLE	GBADI E	_		DE	BLANS[4:	0]	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W					
4:0	DBLANS[4:0]	Double Trigger Channel Select These bits select one analog input channel for double-trigger operation. The setting is only valid in double-trigger mode.	R/W					
5	—	his bit is read as 0. The write value should be 0.						
6	GBADIE	 Group B Scan End Interrupt and ELC Event Enable Group B scan only works in group scan mode. 0: Disable ADC120_GBADI interrupt generation on group B scan completion. 1: Enable ADC120_GBADI interrupt generation on group B scan completion. 						
7	DBLE	Double Trigger Mode Select 0: Deselect double-trigger mode. 1: Select double-trigger mode.	R/W					
8	EXTRG	 Trigger Select^{*1} 0: Start A/D conversion by the synchronous trigger (ELC). 1: Start A/D conversion by the asynchronous trigger (ADTRG0). 	R/W					



Bit	Symbol	Function	R/W					
9	TRGE	Trigger Start Enable 0: Disable A/D conversion to be started by the synchronous or asynchronous trigger 1: Enable A/D conversion to be started by the synchronous or asynchronous trigger	R/W					
10	ADHSC	A/D Conversion Mode Select 0: High-speed A/D conversion mode 1: Low-power A/D conversion mode	R/W					
11	—	These bits are read as 0. The write value should be 0.						
12	_	These bits are read as 0. The write value should be 0.						
14:13	ADCS[1:0]	Scan Mode Select 0 0: Single scan mode 0 1: Group scan mode 1 0: Continuous scan mode 1 1: Setting prohibited	R/W					
15	ADST	A/D Conversion Start0: Stop A/D conversion process.1: Start A/D conversion process.	R/W					

Note 1. To start A/D conversion using an external pin (asynchronous trigger): After a high-level signal is input to the external pin (ADTRG0), write 1 to

After a high-level signal is input to the external pin (ADTRG0), write 1 to both the TRGE and EXTRG bits in the ADCSR register and drive the ADTRG0 pin low. With these settings, the scan conversion process starts on detection of the falling edge of ADTRG0. The pulse width of the low-level input must be at least PCLKB 1.5 clock cycles.

The ADCSR register sets double-trigger mode and A/D conversion start trigger, enables or disables scan end interrupt, selects the scan mode, and starts or stops A/D conversion.

DBLANS[4:0] bits (Double Trigger Channel Select)

The DBLANS[4:0] bits select one channel for A/D conversion data duplication in double-trigger mode. This can be selected by setting the binary value of the channel number to be duplicated. The A/D conversion results of the analog input of the channel selected in the DBLANS[4:0] bits are stored in A/D Data Register y when conversion is started by the first trigger, and in the A/D Data Duplexing Register when conversion is started by the second trigger.

In double-trigger mode, the channels selected in the ADANSA0 and ADANSA1 registers, are invalid, and the channel selected in the DBLANS[4:0] bits is A/D converted instead.

When double-trigger mode is used in group scan mode, double-trigger control is only applied to group A and not to group B. Therefore, multiple channel analog input can be selected for group B even in double-trigger mode.

Only set the DBLANS[4:0] bits when the ADST bit is 0. Do not set the DBLANS[4:0] bits at the same time that you write 1 to the ADST bit.

To enter A/D-converted value addition/average mode when in double-trigger mode, select the channel using the DBLANS[4:0] bits in the ADANSA0 and ADANSA1 registers.

A/D-converted data from the self-diagnosis function temperature sensor output, CTSU TSCAP voltage and internal reference voltage cannot be used in double-trigger mode.

Table 30.18	Relationship between DBLANS bi	it Settings and Double-trigger Enabled Channels (1 of	f 2)
-------------	--------------------------------	---	------

DBLANS[4:0]	Duplication channel
0x00	AN000
0x01	AN001
0x02	AN002
0x03	AN003
0x04	AN004
0x05	AN005
0x06	AN006
0x07	AN007
0x08	AN008



DBLANS[4:0]	Duplication channel
0x09	AN009
0x0A	AN010
0x0B	AN011
0x0C	AN012
0x0D	AN013
0x0E	AN014
0x11	AN017
0x13	AN018
0x14	AN019
0x15	AN020

Table 30.18 Relationship between DBLANS bit Settings and Double-trigger Enabled Channels (2 of 2)

GBADIE bit (Group B Scan End Interrupt and ELC Event Enable)

The GBADIE bit enables or disables group B scan end interrupt (ADC120_GBADI) in group scan mode.

DBLE bit (Double Trigger Mode Select)

The DBLE bit selects or deselects double-trigger mode. Double-trigger mode can only be operated by the synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits.

Double-trigger operation is as follows:

- 1. The ADC120_ADI interrupt is not output on completion of the first conversion but on completion of the second conversion.
- 2. The A/D conversion results from the duplication channel (selected in DBLANS[4:0]) started by the first trigger are stored in A/D Data Register y and those started by the second trigger are stored in the A/D Data Duplexing Register.

When the DBLE bit is set (double-trigger mode is selected), the channels specified in the ADANSA0 and ADANSA1 registers are invalid. Double-trigger mode is deselected by setting DBLE to 0. Setting DBLE to 1 again enables the same double-trigger operation described in 1. and 2. for first time scanning with the first trigger.

Do not select double-trigger mode in continuous scan mode. Software triggering cannot be used in double-trigger mode. Always set the ADST bit to 0 before setting the DBLE bit. Do not set the DBLE bit at that same time as writing 1 to the ADST bit.

EXTRG bit (Trigger Select)

The EXTRG bit selects the synchronous or asynchronous trigger as the trigger for starting A/D conversion.

In group scan mode, the setting of this bit takes effect on the trigger selected for group A. For group B, A/D conversion is started by the selected synchronous trigger regardless of this bit setting.

TRGE bit (Trigger Start Enable)

The TRGE bit enables or disables A/D conversion by the synchronous and asynchronous triggers. In group scan mode, set this bit to 1.

ADHSC bit (A/D Conversion Mode Select)

The ADHSC bit selects either high speed mode or low current mode for A/D conversion. For details on how to rewrite the ADHSC bit, see section 30.8.9. ADHSC Bit Rewriting Procedure.

ADCS[1:0] bits (Scan Mode Select)

The ADCS[1:0] bits select the scan mode.

In single scan mode, A/D conversion is performed for the analog inputs of the channels selected in the ADANSA0 and ADANSA1 registers, in ascending order of channel number (CTSU TSCAP voltage can be regarded as AN016). When 1 cycle of A/D conversion completes for all the selected channels, the scan conversion stops.



In continuous scan mode, when the ADCSR.ADST bit is 1, A/D conversion is performed for the analog inputs of the channels selected with the ADANSA0 and ADANSA1 registers, in ascending order of channel number (CTSU TSCAP voltage can be regarded as AN016). When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion repeats from the first channel. If the ADCSR.ADST bit is set to 0 during continuous scan, A/D conversion stops even if scanning is in progress.

In group scan mode:

- Group A scanning is started by the synchronous trigger (ELC) selected in the TRSA[5:0] bits in the ADSTRGR register. A/D conversion is performed on group A analog inputs of the channels selected in the ADANSA0 and ADANSA1 registers, in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion stops.
- Group B scanning is started by the synchronous trigger (ELC) selected in the ADSTRGR.TRSB[5:0] bits. A/D conversion is performed on group B analog inputs of the channels selected in the ADANSB0 and ADANSB1 registers, in ascending order of channel number. When 1 cycle of A/D conversion completes for all the selected channels, A/D conversion stops.

If the conversion processes in group A and group B occur at the same time, those conversions cannot be controlled separately. In this case, set group A Priority Control Setting bit (ADGSPCR.PGS) in the A/D Group Scan Priority Control Register (ADGSPCR) to 1 to assign a priority to group A conversion.

In group scan mode, select different channels and triggers for group A and group B.

When selecting temperature sensor output or internal reference voltage, select single scan mode, and perform A/D conversion after deselecting all analog input channels in the ADANSA0 and ADANSA1 registers. When A/D conversion of the temperature sensor output or internal reference voltage completes, A/D conversion stops.

Only set the ADCS[1:0] bits when the ADST bit is 0. Do not set the ADCS[1:0] bits at the same time that you write 1 to the ADST bit.

Table 30.19	Selectable targets for A/D con	version depending on sca	an and double-trigger mode settings
		· · · · · · · · · · · · · · · · · · ·	

		Targets for A/D					
Scan mode setting	Double-trigger mode setting	Self-diagnosis	Analog input (group A)	Analog input (group B)	Temperature sensor output	Internal reference voltage	CTSU TSCAP voltage
Single scan	DBLE = 0	1	1	-	1	1	1
	DBLE = 1	_	✓ (1 ch only)	_	—	_	_
Continuous	DBLE = 0	1	1	_	—	_	1
scan	DBLE = 1	_	_	_	—	_	_
Group scan	DBLE = 0	1	1	1	—	_	—
	DBLE = 1	_	✓ (1 ch only)	1	—	_	_

Note: ✓: Selectable, —: Not selectable

ADST bit (A/D Conversion Start)

The ADST bit starts or stops the A/D conversion process. Before the ADST bit is set to 1, set the A/D conversion clock, the conversion mode, and the conversion target analog input.

[Setting conditions]

- 1 is written.
- The synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits is detected when ADCSR.EXTRG is 0 and ADCSR.TRGE is 1.
- The synchronous trigger (ELC) selected in the ADSTRGR.TRSB[5:0] bits is detected when ADCSR.TRGE is set to 1 in group scan mode.
- The asynchronous trigger is detected when the ADCSR.TRGE and ADCSR.EXTRG bits are set to 1 and the ADSTRGR.TRSA[5:0] bits are set to 0x00.
- When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), the ADGSPCR.GBRP bit is set to 1, and each time A/D conversion on the group with the lowest priority is started.



[Clearing conditions]

- 0 is written.
- The A/D conversion of all the selected channels, the temperature sensor output the internal reference voltage, or the CTSU TSCAP voltage completes in single scan mode.
- Group A scan completes in group scan mode.
- Group B scan completes in group scan mode.
- When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), the ADGSPCR.GBRSCN bit is set to 1, and A/D conversion on the group with the lowest priority started by trigger completes.
- Note: When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), do not set the ADST bit to 1.
- Note: When group priority operation mode is enabled (ADCSR.ADCS[1:0] = 01b and ADGSPCR.PGS = 1), do not set the ADST bit to 0. When forcing A/D conversion to terminate, follow the procedure for clearing the ADST bit.

30.2.9 ADANSA0 : A/D Channel Select Register A0

Base address: ADC120 = 0x4005_C000

Offset address: 0x004

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ANSA 15	ANSA 14	ANSA 13	ANSA 12	ANSA 11	ANSA 10	ANSA 9	ANSA 8	ANSA 7	ANSA 6	ANSA 5	ANSA 4	ANSA 3	ANSA 2	ANSA 1	ANSA 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ANSA15 to ANSA0	A/D Conversion Channels Select Bit 15 (ANSA15) is associated with AN015 and bit 0 (ANSA0) is associated with AN000.	R/W
		0: Do not select associated input channel.	
		1: Select associated input channel.	

Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSA0 register selects analog input channels for A/D conversion. In group scan mode, this register selects group A channels.

Only set the ADANSA0 register when the ADCSR.ADST bit is 0.

ANSAn bits (A/D Conversion Channels Select)

The ADANSA0 register selects any combination of analog input channels for A/D conversion. The channels and the number of channels can be arbitrarily set.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSA0 register to 0x0000 to deselect all analog input channels.

In double trigger mode, the channels selected in the ADANSA0 register are invalid, and the channel selected in the ADCSR.DBLANS[4:0] bits is selected in group A instead.

When group scan mode is selected, do not select the channels specified in A/D Channel Select Register B0 (ADANSB0) and A/D Channel Select Register B1 (ADANSB1).



30.2.10 ADANSA1 : A/D Channel Select Register A1

Base address:	ADC120 = 0x4005_C000
Offset address:	0x006

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ANSA 31	ANSA 30	ANSA 29	ANSA 28	ANSA 27	ANSA 26	ANSA 25	ANSA 24	ANSA 23	ANSA 22	ANSA 21	ANSA 20	ANSA 19	ANSA 18	ANSA 17	ANSA 16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ANSA31 to ANSA16	A/D Conversion Channels Select Bit 15 (ANSA31) is associated with AN031 and bit 1 (ANSA17) is associated with AN017. Bit 0 (ANSA16) is associated with CTSU TSCAP	R/W
		0: Do not select associated input channel.1: Select associated input channel.	

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSA1 register selects analog input channels for A/D conversion. In group scan mode, this register selects group A channels.

Only set the ADANSA1 register when the ADCSR.ADST bit is 0.

ANSAn bits (A/D Conversion Channels Select)

The ADANSA1 register selects any combination of analog input channels for A/D conversion. The channels and the number of channels can be arbitrarily set.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSA1 register to 0x0000 to deselect all analog input channels.

In double trigger mode, the channels selected in the ADANSA1 register are invalid, and the channel selected in the ADCSR.DBLANS[4:0] bits is selected in group A instead.

When group scan mode is selected, do not select the channels specified in A/D Channel Select Register B0 (ADANSB0) and A/D Channel Select Register B1 (ADANSB1).

30.2.11 ADANSB0 : A/D Channel Select Register B0

Base address:	ADC120	0 = 0x40	05_C000	1												
Offset address:	0x014															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ANSB 15	ANSB 14	ANSB 13	ANSB 12	ANSB 11	ANSB 10	ANSB 9	ANSB 8	ANSB 7	ANSB 6	ANSB 5	ANSB 4	ANSB 3	ANSB 2	ANSB 1	ANSB 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ANSB15 to ANSB0	A/D Conversion Channels Select Bit 15 (ANSB15) is associated with AN015 and bit 0 (ANSB0) is associated with AN000.	R/W
		0: Do not select associated input channel.1: Select associated input channel.	

Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSB0 selects analog input channels for A/D conversion in group B when group scan mode is selected. The ADANSB0 register is not used in any scan mode other than group scan mode.

Only set the ADANSB0 register when the ADCSR.ADST bit is 0.



ANSBn bits (A/D Conversion Channels Select)

The ADANSB0 register selects any combination of analog input channels in group B for A/D conversion when group scan mode is selected. The ADANSB0 register is used for group scan mode only and not for any other modes.

Do not select channels specified in group A as selected in the ADANSA0 and ADANSA1 registers or the ADCSR.DBLANS[4:0] bits in double-trigger mode.

When performing A/D conversion of temperature sensor output or internal reference voltage, set the ADANSB0 register to 0x0000 to deselect all analog input channels.

30.2.12 ADANSB1 : A/D Channel Select Register B1

Base address:	ADC120	0 = 0x400	05_C000														
Offset address:	0x016																
									_		_						
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit field:	ANSB 31	ANSB 30	ANSB 29	ANSB 28	ANSB 27	ANSB 26	ANSB 25	ANSB 24	ANSB 23	ANSB 22	ANSB 21	ANSB 20	ANSB 19	ANSB 18	ANSB 17	ANSB 16	
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
15:0	ANSB31 to ANSB16	A/D Conversion Channels Select	R/W
		0: Do not select associated input channel.1: Select associated input channel.	

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADANSB1 selects analog input channels for A/D conversion in group B when group scan mode is selected. The ADANSB1 register is not used in any scan mode other than group scan mode.

Only set the ADANSB1 register when the ADCSR.ADST bit is 0.

ANSBn bits (A/D Conversion Channels Select)

The ADANSB1 register selects any combination of analog input channels in group B for A/D conversion when group scan mode is selected. The ADANSB1 register is used for group scan mode only and not for any other modes.

Do not select channels specified in group A as selected in the ADANSA0 and ADANSA1 registers or the ADCSR.DBLANS[4:0] bits in double-trigger mode.

When performing A/D conversion of temperature sensor output or internal reference voltage or CTSU TSCAP voltage, set the ADANSB1 register to 0x0000 to deselect all analog input channels.

30.2.13 ADADS0 : A/D-Converted Value Addition/Average Channel Select Register 0



Bit	Symbol	Function	R/W
15:0	ADS15 to ADS0	A/D-Converted Value Addition/Average Channel Select Bit 15 (ADS15) is associated with AN015 and bit 0 (ADS0) is associated with AN000.	R/W
		0: Do not select associated input channel.1: Select associated input channel.	

Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.



ADSn bits (A/D-Converted Value Addition/Average Channel Select)

The ADSn bits determine which A/D-converted channels are subject to A/D-converted value addition/averaging. When an ADSn bit associated with a channel selected for A/D conversion is set to 1, A/D conversion of the analog input of the respective channel is performed successively 1, 2, 3, 4, or 16 times, as specified in the ADC[2:0] bits in the ADADC register.

When the ADADC.AVEE bit is 0, the value obtained by addition is stored in the A/D data register. When the ADADC.AVEE bit is 1, the mean value of the results obtained by addition is stored in the A/D data register.

The ADSn bits apply only to channels that are selected for A/D conversion in:

- The ANSAn bits in the ADANSA0 register or the DBLANS[4:0] bits in the ADCSR register
- The ANSBn bits in the ADANSB0 register

For channels on which the A/D conversion is performed and for which addition/average mode is not selected, a normal 1-time conversion is executed, and the conversion result is stored in the A/D data register.

Only set ADADS0 register bits when the ADCSR.ADST bit is 0.

Figure 30.2 shows a scanning operation sequence in which the ADADS0 register bits (channel c and g) are set to 1. In this figure:

- Addition mode is selected (ADADC.AVEE = 0)
- The number of conversions is set to 4 (ADADC.ADC[1:0] = 11b)
- The analog input channels (a to h) are selected by ADANSA0 register in continuous scan mode (ADCSR.ADCS[1:0] = 10b).

The conversion process begins with analog input A (channel a). The analog input C (channel c) conversion is performed successively 4 times and the added value is returned to A/D Data Register c (ADDRc). Next, the analog input D (channel d) conversion process is started. The analog input G (channel g) is performed successively 4 times and the added value is returned to A/D Data Register g (ADDRg). After conversion of analog input H (channel h), the conversion operation repeats in the same sequence starting with analog input A (channel a).



ADADS0/1



30.2.14 ADADS1 : A/D-Converted Value Addition/Average Channel Select Register 1

Base address:	ADC120 = 0x4005_C000
Offset address:	0x00A

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	ADS31	ADS30	ADS29	ADS28	ADS27	ADS26	ADS25	ADS24	ADS23	ADS22	ADS21	ADS20	ADS19	ADS18	ADS17	ADS16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	ADS31 to ADS16	A/D-Converted Value Addition/Average Channel Select Bit 15 (ADS31) is associated with AN031 and bit 1 (ADS17) is associated with AN017. Bit 0 (ADS16) is associated with CTSU TSCAP	R/W
		0: Do not select associated input channel.1: Select associated input channel.	

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

ADSn bits (A/D-Converted Value Addition/Average Channel Select)

The ADSn bits determine which A/D-converted channels are subject to A/D-converted value addition/averaging. When an ADSn bit associated with a channel selected for A/D conversion is set to 1, A/D conversion of the analog input of the respective channel is performed successively 1, 2, 3, 4, or 16 times, as specified in the ADC[2:0] bits in the ADADC register.

When the ADADC.AVEE bit is 0, the value obtained by addition is stored in the A/D data register. When the ADADC.AVEE bit is 1, the mean value of the results obtained by addition is stored in the A/D data register.

The ADSn bits apply only to channels that are selected for A/D conversion in:

- The ANSAn bits in the ADANSA1 register or the DBLANS[4:0] bits in the ADCSR register
- The ANSBn bits in the ADANSB1 register.

For channels on which the A/D conversion is performed and for which addition/average mode is not selected, a normal 1-time conversion is executed, and the conversion result is stored in the A/D data register.

Only set ADADS1 register when the ADCSR.ADST bit is 0.

30.2.15 ADADC : A/D-Converted Value Addition/Average Count Select Register

0

 Base address:
 ADC120 = 0x4005_C000

 Offset address:
 0x00C

 Bit position:
 7
 6
 5
 4
 3
 2
 1

 Bit field:
 AVEE
 ADC[2:0]

0

0

0

0

0

Value after reset:

0

Bit	Symbol	Function	R/W
2:0	ADC[2:0]	Addition/Average Count Select	R/W
		0 0 0: 1-time conversion (no addition, same as normal conversion)	
		0 0 1: 2-time conversion (1 addition)	
		0 1 0: 3-time conversion (2 additions)	
		0 1 1: 4-time conversion (3 additions)	
		1 0 1: 16-time conversion (15 additions)	
		Others: Setting prohibited	
6:3	_	These bits are read as 0. The write value should be 0.	R/W

0

0



Bit	Symbol	Function	R/W
7	AVEE	Average Mode Select	R/W
		0: Enable addition mode	
		1: Enable average mode	

ADADC sets the addition or average mode and addition count for A/D conversion. Table 30.20 lists the settable combinations of ADADC register.

Table 30.20 Settable combinations of ADADC register

Average mode select	A/D Conversion Accuracy	Conversion time								
(AVEE)	(ADCER.ADPRC[1:0])	1-time	2-times	3-times	4-times	16-times				
1'b0	12-bit (ADPRC[1:0] = 00b)	1	1	1	1	1				
1'b1	—	1	1	_	1	_				

Note: ✓: Selectable, —: Not selectable

ADC[2:0] bits (Addition/Average Count Select)

The ADC[2:0] bits set the addition count in all channels for which A/D conversion and addition/average mode are selected, including the channel selected in double trigger mode with the ADCSR.DBLANS[4:0] bits. The count also applies to A/D conversion of the temperature sensor output and the internal reference voltage and CTSU TSCAP voltage. When self-diagnosis is executed (ADCER.DIAGM = 1), do not set the ADC[2:0] bits to any value other than 000b.

AVEE bit (Average Mode Select)

The AVEE bit selects addition or average mode in all channels for which A/D conversion and addition/average mode are selected, including the channels selected in double-trigger mode in the ADCSR.DBLANS[4:0] bits, temperature sensor output, internal reference voltage, and CTSU TSCAP voltage.

30.2.16 ADCER : A/D Control Extended Register

Base address: ADC120 = 0x4005_C000 Offset address: 0x00E



Bit	Symbol	Function	R/W
4:0	—	These bits are read as 0. The write value should be 0.	R/W
5	ACE	A/D Data Register Automatic Clearing Enable	R/W
		0: Disable automatic clearing1: Enable automatic clearing	
7:6	—	These bits are read as 0. The write value should be 0.	R/W
9:8	DIAGVAL[1:0]	Self-Diagnosis Conversion Voltage Select 0 0: Setting prohibited when self-diagnosis is enabled 0 1: 0 volts 1 0: Reference voltage ^{*1} × 1/2 1 1: Reference voltage ^{*1}	R/W
10	DIAGLD	Self-Diagnosis Mode Select 0: Select rotation mode for self-diagnosis voltage 1: Select mixed mode for self-diagnosis voltage	R/W
11	DIAGM	Self-Diagnosis Enable 0: Disable ADC12 self-diagnosis 1: Enable ADC12 self-diagnosis	R/W
14:12	_	These bits are read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
15	ADRFMT	A/D Data Register Format Select	R/W
		0: Select right-justified for the A/D data register format	
		1: Select left-justified for the A/D data register format	

Note 1. The reference voltage refers to VREFH0, AVCC0, or internal reference voltage by ADHVREFCNT setting.

ACE bit (A/D Data Register Automatic Clearing Enable)

The ACE bit enables or disables automatic clearing (all 0) of the ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, or ADOCDR register after any of these registers is read by the CPU or DTC. Automatic clearing of the A/D data registers enables detection of failures that are not updated in the A/D data registers. For details, see section 30.3.7. Usage Example of A/D Data Register Automatic Clearing Function.

DIAGVAL[1:0] bits (Self-Diagnosis Conversion Voltage Select)

The DIAGVAL[1:0] bits select the voltage value used in self-diagnosis fixed voltage mode. For details, see the DIAGLD bit description.

Do not execute self-diagnosis by setting the DIAGLD bit to 1 when the DIAGVAL[1:0] bits are set to 00b.

DIAGLD bit (Self-Diagnosis Mode Select)

The DIAGLD bit selects whether the three voltage values are rotated, or the fixed voltage is used in self-diagnosis.

Setting the DIAGLD bit to 0 selects conversion of the voltages in rotation mode, where 0 V, the reference voltage $\times 1/2$, and the reference voltage are converted, in that order. After reset and when self-diagnosis voltage rotation mode is selected, self-diagnosis is executed from 0 V. The self-diagnosis voltage value does not return to 0 V when scan conversion completes. When scan conversion is restarted, rotation starts at the voltage value following the previous value.

Setting the DIAGLD bit to 1 selects fixed voltage, in which the fixed voltage specified in the ADCER.DIAGVAL[1:0] bits is converted. If fixed mode is switched to rotation mode, rotation starts at the fixed voltage value.

Only set the DIAGLD bit when the ADCSR.ADST bit is 0.

DIAGM bit (Self-Diagnosis Enable)

The DIAGM bit enables or disables self-diagnosis.

Self-diagnosis is used to detect a failure of the ADC12. In self-diagnosis mode, one of the three voltage values (0 V, the reference voltage \times 1/2, or the reference voltage) is converted. When conversion completes, information on the converted voltage and the conversion result is stored into the A/D Self-Diagnosis Data Register (ADRD). The ADRD register can be read to determine whether the conversion result falls within the normal or abnormal range.

Self-diagnosis is executed once at the beginning of each scan, and one of the three voltages is converted. In double trigger mode (ADCSR.DBLE = 1), self-diagnosis (DIAGM = 0) is deselected. When self-diagnosis is selected in group scan mode, self-diagnosis is executed separately for group A and group B.

Only set the DIAGM bit when the ADCSR.ADST bit is 0.

ADRFMT bit (A/D Data Register Format Select)

The ADRFMT bit specifies flush-right or flush-left for data to be stored in the ADDRy, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR, ADCMPDR0/1, ADWINLLB, ADWINULB, or ADRD register.

Only set the ADRFMT bit when the ADCSR.ADST bit is 0.

30.2.17 ADSTRGR : A/D Conversion Start Trigger Select Register





Bit	Symbol	Function	R/W
5:0	TRSB[5:0]	A/D Conversion Start Trigger Select for Group B Select the A/D conversion start trigger for group B in group scan mode.	R/W
7:6	—	These bits are read as 0. The write value should be 0.	R/W
13:8	TRSA[5:0]	A/D Conversion Start Trigger Select Select the A/D conversion start trigger in single scan mode and continuous scan mode. In group scan mode, the A/D conversion start trigger for group A is selected.	R/W
15:14	—	These bits are read as 0. The write value should be 0.	R/W

TRSB[5:0] bits (A/D Conversion Start Trigger Select for Group B)

The TRSB[5:0] bits select the trigger to start scanning of the analog input selected in group B. The TRSB[5:0] bits must only be set in group scan mode and are not used in any other scan mode. For the scan conversion start trigger for group B, setting a software trigger or an asynchronous trigger is prohibited. In group scan mode, set the TRSB[5:0] bits to a value other than 0x00 and set the ADCSR.TRGE bit to 1.

When group A is given priority in group scan mode, setting the ADGSPCR.GBRP bit to 1 allows group B to continuously operate in single scan mode. When setting the ADGSPCR.GBRP bit to 1, set the TRSB[5:0] bits to 0x3F. The issuance period for a conversion trigger must be more than or equal to the actual scan conversion time (t_{SCAN}). If the issuance period is less than t_{SCAN} , A/D conversion by the trigger might have no effect.

When the GPT module is selected as an A/D conversion start trigger, a delay for synchronization processing occurs. For details, see section 30.3.6. Analog Input Sampling and Scan Conversion Time.

Table 30.21 lists the A/D conversion startup sources selected in the TRSB[5:0] bits.

Source	Remarks	TRSB[5]	TRSB[4]	TRSB[3]	TRSB[2]	TRSB[1]	TRSB[0]
Trigger source deselected state	—	1	1	1	1	1	1
ELC_AD00	ELC	0	0	1	0	0	1
ELC_AD01	ELC	0	0	1	0	1	0
ELC_AD00, ELC_AD01	ELC	0	0	1	0	1	1

Table 30.21 Selection of A/D conversion start sources in the TRSB[5:0] bits

TRSA[5:0] bits (A/D Conversion Start Trigger Select)

The TRSA[5:0] bits select the trigger to start A/D conversion in single scan mode and continuous scan mode, or the trigger to start scanning of group A analog inputs in group scan mode. When scanning is executed in group scan mode or double trigger mode, software trigger or asynchronous trigger is prohibited.

- When using a synchronous trigger (ELC), set the TRGE bit in the ADCSR register to 1 and set the EXTRG bit in the ADCSR register to 0.
- When using the asynchronous trigger (ADTRG0), set the TRGE bit in the ADCSR register to 1 and set the EXTRG bit in the ADCSR register to 1.
- Software trigger (ADCSR.ADST) is enabled regardless of the settings of the ADCSR.TRGE bit, the ADCSR.EXTRG bit, or the TRSA[5:0] bits.

The issuance period for a conversion trigger must be more than or equal to the actual scan conversion time (tSCAN). If the issuance period is less than tSCAN, A/D conversion by a trigger might have no effect.

When the GPT module is selected as an A/D conversion start trigger, a delay for synchronization processing occurs. For details, see section 30.3.6. Analog Input Sampling and Scan Conversion Time.

Table 30.22 lists the A/D conversion start sources selected in the TRSA[5:0] bits.



Source	Remarks	TRSA[5]	TRSA[4]	TRSA[3]	TRSA[2]	TRSA[1]	TRSA[0]
Trigger source deselected state	—	1	1	1	1	1	1
ADTRG0	Input pin for the trigger	0	0	0	0	0	0
ELC_AD00	ELC	0	0	1	0	0	1
ELC_AD01	ELC	0	0	1	0	1	0
ELC_AD00, ELC_AD01	ELC	0	0	1	0	1	1

Table 30.22 Selection of A/D activation sources in the TRSA[5:0] bits

30.2.18 ADEXICR : A/D Conversion Extended Input Control Registers

Base address: ADC120 = 0x4005_C000

Offset address: 0x012

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	OCSA	TSSA	_	_	_	_	_	_	OCSA D	TSSA D
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	TSSAD	Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select	R/W
		 Do not select addition/average mode for temperature sensor output. Select addition/average mode for temperature sensor output. 	
1	OCSAD	Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select	R/W
		 Do not select addition/average mode for internal reference voltage. Select addition/average mode for internal reference voltage. 	
7:2	—	These bits are read as 0. The write value should be 0.	R/W
8	TSSA	Temperature Sensor Output A/D Conversion Select	R/W
		 Disable A/D conversion of temperature sensor output Enable A/D conversion of temperature sensor output 	
9	OCSA	Internal Reference Voltage A/D Conversion Select	R/W
		0: Disable A/D conversion of internal reference voltage1: Enable A/D conversion of internal reference voltage	
15:10	—	These bits are read as 0. The write value should be 0.	R/W

TSSAD bit (Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select)

When the TSSAD bit is set to 1, A/D conversion of the temperature sensor output is selected and performed successively the number of times specified in the ADC[2:0] bits in ADADC. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D Temperature Sensor Data Register (ADTSDR). When the ADADC.AVEE bit is 1, the mean value is returned to ADTSDR.

Only set the TSSAD bit while the ADCSR.ADST bit is 0.

OCSAD bit (Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select)

When the OCSAD bit is set to 1, A/D conversion of the internal reference voltage is selected and performed successively the number of times specified in the ADC[2:0] bits in ADADC. When the ADADC.AVEE bit is 0, the value obtained by addition (integration) is returned to the A/D Internal Reference Voltage Data Register (ADOCDR). When the ADADC.AVEE bit is 1, the mean value is returned to ADOCDR.

Only set the OCSAD bit while the ADCSR.ADST bit is 0.



TSSA bit (Temperature Sensor Output A/D Conversion Select)

The TSSA bit selects A/D conversion of the temperature sensor output. When executing the A/D conversion of the temperature sensor output:

- 1. Set all bits in the ADANSA0/1 and ADANSB0/1 registers, the ADCSR.DBLE bit, and the ADEXICR.OCSA bit to 0.
- 2. Execute the A/D conversion in single scan mode.

Only set the TSSA bit when the ADCSR.ADST bit is 0.

When executing A/D conversion of the temperature sensor output, the ADDISCR register is set to 0x0F and the A/D converter executes discharge (15 ADCLK) before executing sampling. The required sampling time is 5 μ s or more.

The A/D converter executes discharge each time A/D conversion is executed on the temperature sensor output.

OCSA bit (Internal Reference Voltage A/D Conversion Select)

The OCSA bit selects A/D conversion of the internal reference voltage. When executing A/D conversion of the internal reference voltage:

- 1. Set all bits in the ADANSA0/1 and ADANSB0/1 registers, the ADCSR.DBLE bit, and the ADEXICR.TSSA bits to 0.
- 2. Execute the A/D conversion in single scan mode.

Only set the OCSA bit when the ADCSR.ADST bit is 0.

When executing A/D conversion of the internal reference voltage, the ADDISCR register are set to 0x0F and the A/D converter executes discharge (15 ADCLK) before executing sampling. The required sampling time is 5 μ s or more.

The A/D converter executes discharge each time A/D conversion is executed on the internal reference voltage.

30.2.19 ADSSTRn/ADSSTRL/ADSSTRT/ADSSTRO : A/D Sampling State Register (n = 0 to 14)

Base address: ADC120 = 0x4005 C000 Offset address: 0x0E0 + 0x1 × n (n = 0 to 14) 0x0DD (ADSSTRL) 0x0DE (ADSSTRT) 0x0DF (ADSSTRO) Bit position: 6 5 3 2 0 7 SST[7:0] Bit field Value after reset: 0 0 0 0 1 0 1 1

Bit	Symbol	Function	R/W
7:0	SST[7:0]	Sampling Time Setting These bits set the sampling time in the range from 5 to 255 states.	R/W

The ADSSTRn register sets the sampling time for analog input.

The sampling time can be adjusted if the impedance of the analog input signal source is too high to secure sufficient sampling time, or if the ADCLK clock is slow. The set value indicates the time for one ADCLK cycle, and the required sampling time is specified by the voltage conditions. For details, see section 41.4. ADC12 Characteristics.

The lower limit of the sampling time setting depends on the frequency ratio:

- If the frequency ratio of PCLKB to PCLKD (ADCLK) = 1:1, the sampling time must be set to a value of more than 5 states
- If the frequency ratio of PCLKB to PCLKD (ADCLK) = 1:2 or 1:4, the sampling time must be set to a value of more than 6 states.

Table 30.23 shows the relationship between the A/D Sampling State Register and the associated channels. For details, see section 30.3.6. Analog Input Sampling and Scan Conversion Time.

Only set the SST[7:0] bits when the ADCSR.ADST bit is 0.



Base address: ADC120 = 0x4005_C000

Table 30.23	Relationship between A/D sampling state register and associated channels
-------------	--

Bit name	Associated channels
ADSSTRn.SST[7:0] bits (n = 0 to 14) ^{*1}	AN0n (n = 00 to 14) ^{*2}
ADSSTRL.SST[7:0] bits	AN0n (n = 17 to 20), CTSU_TSCAP
ADSSTRT.SST[7:0] bits	Temperature sensor output ^{*2}
ADSSTRO.SST[7:0] bits	Internal reference voltage ^{*2}

Note 1. When the self-diagnosis function is selected, the sampling time set in the ADSSTR0.SST[7:0] bits is applied.

Note 2. When the temperature sensor output or the internal reference voltage is converted, set the sampling time to more than 5 µs.

Because the maximum SST[7:0] value is 255 states, the ADCLK frequency must be 51 MHz or less to achieve 5 µs sampling time.

30.2.20 ADDISCR : A/D Disconnection Detection Control Register

Offset address:	0x07A								
Bit position:	7	6	5	4	3	2	1	0	
Bit field:	_	—	—	PCHG		ADNDIS[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
3:0	ADNDIS[3:0]	 Disconnection Detection Assist Setting 0x0: The disconnection detection assist function is disabled 0x1: Setting prohibited Others: The number of states for the discharge or precharge period. 	R/W
4	PCHG	Precharge/discharge select 0: Discharge 1: Precharge	R/W
7:5	—	These bits are read as 0. The write value should be 0.	R/W

The ADDISCR register selects either precharge or discharge, and the period of precharge or discharge for the A/D disconnection detection assist function. Only set the ADDISCR register when the ADCSR.ADST bit is 0. When the temperature sensor output or internal reference voltage is converted, the A/D converter executes discharge automatically.

This operation is achieved by setting the ADDISCR register to 0x0F (15 ADCLK) when ADEXICR.OCSA or TSSA is set to 1. After executing discharge, the A/D converter executes sampling.

Disable the disconnection detection assist function if any of the following functions are used:

- The temperature sensor
- The internal reference voltage
- A/D self-diagnosis

ADNDIS[3:0] bits (Disconnection Detection Assist Setting)

The ADNDIS[3:0] bits specify the period of precharge or discharge. When ADNDIS[3:0] = 0000b, the disconnection detection assist function is disabled. Setting the ADNDIS[3:0] bits to 0001b is prohibited. Except when ADNDIS[3:0] = 0000b or 0001b, the specified value indicates the number of states for the period of precharge or discharge. When the ADNDIS[3:0] bits are set to any values other than 0000b or 0001b, the disconnection detection assistance function is enabled.

PCHG bit (Precharge/discharge select)

The PCHG bit selects either precharge or discharge.



30.2.21 ADACSR : A/D Conversion Operation Mode Select Register

2

1

0

Base address:	ADC120	ADC120 = 0x4005_C000							
Offset address:	0x07E								
Bit position:	7	6	5	4	3				
Bit field	_		_	_	_				

Bit field:	_	_	_	_	_	_	ADSA C	_
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	—	This bit is read as 0. The write value should be 0.	R/W
1	ADSAC	Successive Approximation Control Setting 0: Normal conversion mode (default) 1: Fast conversion mode	R/W
7:2	_	These bits are read as 0. The write value should be 0.	R/W

The ADACSR register selects the A/D conversion operation mode.

ADSAC bit (Successive Approximation Control Setting)

The ADSAC bit selects either normal conversion mode or fast conversion mode for A/D conversion.

When the ADSAC bit is 0, the ADCLK maximum frequency is 64 MHz. At high-speed A/D conversion mode (ADCSR.ADHSC = 0), the conversion time of successive approximation is 31.5 ADCLK. At Low-Power A/D conversion mode (ADCSR.ADHSC = 1), the conversion time of successive approximation is 40.5 ADCLK.

When the ADSAC bit is 1, the ADCLK maximum frequency is 48 MHz. At high-speed A/D conversion mode (ADCSR.ADHSC = 0), the conversion time of successive approximation is 21.5 ADCLK. At Low-Power A/D conversion mode (ADCSR.ADHSC = 1), the conversion time of successive approximation is 27.5 ADCLK.

For details, see section 30.3.6. Analog Input Sampling and Scan Conversion Time

30.2.22 ADGSPCR : A/D Group Scan Priority Control Register

Base address: ADC120 = 0x4005_C000

Offset address: 0x080

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	GBRP	_	_	_	_	_	_	_	_	_	_	_	_	_	GBRS CN	PGS
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	PGS	Group Priority Operation Setting ^{*1}	R/W
		 Operate without group priority control. Operate with group priority control. 	
1	GBRSCN	Lower-Priority Group Restart Setting (enabled only when PGS = 1 and reserved when PGS = 0.)	R/W
		0: Disable rescanning of the group that was stopped in group priority operation1: Enable rescanning of the group that was stopped in group priority operation.	
14:2	—	These bits are read as 0. The write value should be 0.	R/W
15	GBRP	Single Scan Continuous Start ^{*2} (enabled only when PGS = 1 and reserved when PGS = 0.)	R/W
		0: Single scan is not continuously activated.1: Single scan for the group with the lower-priority is continuously activated.	

Note 1. The ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode) before setting PGS to 1. Operation is not guaranteed if these bits are set to any other value.



Note 2. When the GBRP bit is set to 1, single scan is performed continuously for the group with the lower-priority regardless of the setting in the GBRSCN bit.

PGS bit (Group Priority Operation Setting)

The PGS bit controls group priority operation in group scan mode. Set the PGS bit to 1 to enable group priority operation.

The ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode) before setting the PGS bit to 1. Operation is not guaranteed if the bits are set to any other value.

When the PGS bit is set to 0, a clear operation must be performed by software as described in section 30.8.3. Constraints on Stopping A/D Conversion. When the PGS bit is set to 1, use the settings described in section 30.3.4.3. Group Priority Operation.

GBRSCN bit (Lower-Priority Group Restart Setting)

The GBRSCN bit controls the restarting of scan operation in group priority operation.

When the GBRSCN bit is set to 1, if the scan operation of a lower-priority group is stopped by a trigger input of a priority group, the lower-priority group scanning is restarted on completion of the priority group scanning. If a trigger of a lower-priority group is input during scanning of the priority group, the lower-priority group scanning is started on completion of the priority group scanning.

When the GBRSCN bit is set to 0, triggers input during scanning are ignored. Set the GBRSCN bit while the ADCSR.ADST bit is 0.

GBRP bit (Single Scan Continuous Start)

The GBRP bit is set when a single scan operation is to be performed continuously on the group with the lower-priority.

Setting the GBRP bit to 1 starts a single scan of the group with the lower-priority. On completion of the scan, another single scan of the group with the lower-priority is started automatically. If scanning has been stopped during group priority operation, single scan of the group with the lower-priority is automatically restarted on completion of the A/D conversion of the priority group.

Before setting the GBRP bit to 1, disable input of a trigger for the lower-priority group. If the GBRP bit is set to 1, rescanning is performed only on the group with the lower-priority even if the GBRSCN bit is set to 0.

30.2.23 ADCMPCR : A/D Compare Function Control Register

Base address: ADC120 = 0x4005 C000 Offset address: 0x090 13 12 10 9 6 5 0 Bit position: 15 14 11 8 7 4 3 2 1 WCMP CMPAI СМРВІ CMPA СМРВ CMPAB[1:0] Bit field: Е Е Е Е Е 0 0 0 0 0 0 0 0 0 0 0 Value after reset: 0 0 0 0 0

Bit	Symbol	Function	R/W
1:0	CMPAB[1:0]	Window A/B Composite Conditions Setting These bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1).	R/W
		 0 0: Output ADC120_WCMPM when window A OR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM. 0 1: Output ADC120_WCMPM when window A EXOR window B comparison conditions are met. Otherwise, output ADC120_WCMPUM. 1 0: Output ADC120_WCMPM when window A AND window B comparison conditions are met. Otherwise, output ADC120_WCMPUM. 1 1: Setting prohibited. 	
8:2	—	These bits are read as 0. The write value should be 0.	R/W
9	СМРВЕ	Compare Window B Operation Enable 0: Disable compare window B operation. Disable ADC120_WCMPM and ADC120_WCMPUM outputs. 1: Enable compare window B operation.	R/W



Bit	Symbol	Function	R/W
10	—	This bit is read as 0. The write value should be 0.	R/W
11	CMPAE	Compare Window A Operation Enable	R/W
		 0: Disable compare window A operation. Disable ADC120_WCMPM and ADC120_WCMPUM outputs. 1: Enable compare window A operation. 	
12	—	This bit is read as 0. The write value should be 0.	R/W
13	CMPBIE	Compare B Interrupt Enable	R/W
		0: Disable ADC120_CMPBI interrupt when comparison conditions (window B) are met.	
		1: Enable ADC120_CMPBI interrupt when comparison conditions (window B) are met.	
14	WCMPE	Window Function Setting	R/W
		 0: Disable window function Window A and window B operate as a comparator to compare the single value on the lower side with the A/D conversion result. 1: Enable window function 	
		Window A and window B operate as a comparator to compare the two values on the upper and lower sides with the A/D conversion result.	
15	CMPAIE	Compare A Interrupt Enable	R/W
		 Disable ADC120_CMPAI interrupt when comparison conditions (window A) are met. 	
		1: Enable ADC120_CMPAI interrupt when comparison conditions (window A) are met.	

CMPAB[1:0] bits (Window A/B Composite Conditions Setting)

The CMPAB[1:0] bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1) in single scan mode. These bits specify the compare function match/mismatch event output conditions and monitoring conditions of ADWINMON.MONCOMB. Only set the CMPAB[1:0] bits while the ADCSR.ADST bit is 0.

CMPBE bit (Compare Window B Operation Enable)

The CMPBE bit enables or disables the compare window B operation. Set the CMPBE bit while the ADCSR.ADST bit is 0. Set this bit to 0 before setting the following registers:

- A/D Channel Select Registers A0, A1, B0, B1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1)
- OCSA, or TSSA bits in the A/D Conversion Extended Input Control Register (ADEXICR)
- CMPCHB[5:0] bits in the Window B Channel Select Register (ADCMPBNSR)

CMPAE bit (Compare Window A Operation Enable)

The CMPAE bit enables or disables the compare window A operation. Set the CMPAE bit while the ADCSR.ADST bit is 0. Set this bit to 0 before setting the following registers:

- A/D Channel Select Registers A0, A1, B0, B1 (ADANSA0, ADANSA1, ADANSB0, ADANSB1)
- TSSB, OCSA, or TSSA bits in the A/D Conversion Extended Input Control Register (ADEXICR)
- Window A Channel Select Registers 0 and 1 (ADCMPANSR0 and ADCMPANSR1)
- Window A Extended Input Select Register (ADCMPANSER)

CMPBIE bit (Compare B Interrupt Enable)

The CMPBIE bit enables or disables the ADC120_CMPBI interrupt output when the comparison conditions (window B) are met.

WCMPE bit (Window Function Setting)

The WCMPE bit enables or disables the window function. Set the WCMPE bit while the ADCSR.ADST bit is 0.



CMPAIE bit (Compare A Interrupt Enable)

The CMPAIE bit enables or disables the ADC120_CMPAI interrupt output when the comparison conditions (window A) are met.

30.2.24 ADCMPANSR0 : A/D Compare Function Window A Channel Select Register 0

Base address: ADC120 = 0x4005_C000

Offset address: 0x094

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPC HA15	CMPC HA14	CMPC HA13	CMPC HA12	CMPC HA11	CMPC HA10	CMPC HA9	CMPC HA8	CMPC HA7	CMPC HA6	CMPC HA5	CMPC HA4	CMPC HA3	CMPC HA2	CMPC HA1	CMPC HA0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	CMPCHA15 to CMPCHA0	Compare Window A Channel Select Bit 15 (CMPCHA15) is associated with AN015 and bit 0 (CMPCHA0) is associated with AN000.	R/W
		0: Disable compare function for associated input channel1: Enable compare function for associated input channel	

Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

CMPCHAn bits (Compare Window A Channel Select)

The compare function is enabled by writing 1 to the CMPCHAn bits with the same number as the A/D conversion channel selected in the ADANSA0.ANSAn bits and the ADANSB0.ANSBn bits.

Set the CMPCHAn bits while the ADCSR.ADST bit is 0.

30.2.25 ADCMPANSR1 : A/D Compare Function Window A Channel Select Register 1

Base address: ADC120 = 0x4005_C000

Offset address: 0x096

V

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPC HA31	CMPC HA30	CMPC HA29	CMPC HA28	CMPC HA27	CMPC HA26	CMPC HA25	CMPC HA24	CMPC HA23	CMPC HA22	CMPC HA21	CMPC HA20	CMPC HA19	CMPC HA18	CMPC HA17	CMPC HA16
alue after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	CMPCHA31 to CMPCHA16	Compare Window A Channel Select	R/W
		Bit 15 (CMPCHA31) is associated with AN031 and bit 1 (CMPCHA17) is associated with AN017. Bit 0 (CMPCHA16) is associated with CTSU TSCAP	
		0: Disable compare function for associated input channel	
		1: Enable compare function for associated input channel	

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

CMPCHAn bits (Compare Window A Channel Select)

The compare function is enabled by writing 1 to the CMPCHAn bits with the same number as the A/D conversion channel selected in the ADANSA1.ANSA bits and the ADANSB1.ANSB bits.

Set the CMPCHAn bits while the ADCSR.ADST bit is 0.


Value after reset:

0

30.2.26 ADCMPANSER : A/D Compare Function Window A Extended Input Select Register

1

CMPO

CA

0

0

CMPT

SA

0

Base address:	ADC120	ADC120 = 0x4005_C000											
Offset address:	0x092												
Bit position:	7	6	5	4	3	2							
Bit field:	_		_	_	_		I						

0

0

0

0

0

Bit	Symbol	Function	R/W
0	CMPTSA	Temperature Sensor Output Compare Select	R/W
		0: Exclude the temperature sensor output from the compare Window A target range.1: Include the temperature sensor output in the compare Window A target range.	
1	CMPOCA	Internal Reference Voltage Compare Select	R/W
		0: Exclude the internal reference voltage from the compare Window A target range.1: Include the internal reference voltage in the compare Window A target range.	
7:2	—	These bits are read as 0. The write value should be 0.	R/W

CMPTSA bit (Temperature Sensor Output Compare Select)

The compare window A function is enabled by setting the CMPTSA bit to 1 when the ADEXICR.TSSA bit is 1. Set the CMPTSA bit when the ADCSR.ADST bit is 0.

CMPOCA bit (Internal Reference Voltage Compare Select)

The compare window A function is enabled by setting the CMPOCA bit to 1 when the ADEXICR.OCSA bit is 1. Set the CMPOCA bit when the ADCSR.ADST bit is 0.

30.2.27 ADCMPLR0 : A/D Compare Function Window A Comparison Condition Setting Register 0

Base address: ADC120 = 0x4005_C000 Offset address: 0x098

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPL CHA1 5	CMPL CHA1 4	CMPL CHA1 3	CMPL CHA1 2	CMPL CHA11	CMPL CHA1 0	CMPL CHA9	CMPL CHA8	CMPL CHA7	CMPL CHA6	CMPL CHA5	CMPL CHA4	CMPL CHA3	CMPL CHA2	CMPL CHA1	CMPL CHA0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	CMPLCHA15 to CMPLCHA0	Compare Window A Comparison Condition Select These bits set comparison conditions for channels to which Window A comparison conditions are applied. Bit 15 (CMPLCHA15) is associated with AN015 and bit 0 (CMPLCHA0) is associated with AN000. Comparison conditions are shown in Figure 30.3.	R/W
		 0: When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or ADCMPDR1 value < A/D-converted value 1: When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value 	

Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.



CMPLCHAn bits (Compare Window A Comparison Condition Select)

The CMPLCHAn bits specify the comparison conditions for channels to which Window A comparison conditions are applied. These bits can be set for each analog input to be compared. When the comparison result of each analog input meets the set condition, the ADCMPSR0.CMPSTCHAn flag sets to 1 and a compare interrupt (ADC120_CMPAI) is generated.

CMPLCHAn = 0		CMPLCHAn = 1		
ADCMPDR0 value ≤ A/D converted value	Not met	ADCMPDR0 value	e < A/D converted value	Met
ADCMPDR0 value > A/D converted value	Met	ADCMPDR0 value	e ≥ A/D converted value	Not met
mparison conditions when the window function CMPLCHAn = 0	on is enabled			
ADCMPDR1 value < A/D converted value		Met		
ADCMPDR0 value ≤ A/D converted value ≤	ADCMPDR1 value	Not met		
A/D converted value < ADCMPDR0 value		Met		
CMPLCHAn = 1				
ADCMPDR1 value ≤ A/D converted value		Not met		
ADCMPDR0 value < A/D converted value <	ADCMPDR1 value	Met		
A/D converted value ≤ ADCMPDR0 value		Not met		

30.2.28 ADCMPLR1 : A/D Compare Function Window A Comparison Condition Setting Register 1

Offset address:	0x09A															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPL CHA3 1	CMPL CHA3 0	CMPL CHA2 9	CMPL CHA2 8	CMPL CHA2 7	CMPL CHA2 6	CMPL CHA2 5	CMPL CHA2 4	CMPL CHA2 3	CMPL CHA2 2	CMPL CHA2 1	CMPL CHA2 0	CMPL CHA1 9	CMPL CHA1 8	CMPL CHA1 7	CMPL CHA1 6
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Base address: ADC120 = 0x4005_C000



Bit	Symbol	Function	R/W
15:0	CMPLCHA31 to CMPLCHA16	Compare Window A Comparison Condition Select These bits set comparison conditions for channels to which Window A comparison conditions are applied.	R/W
		Bit 15 (CMPLCHA31) is associated with AN031 and bit 1 (CMPLCHA17) is associated with AN017. Bit 0 (CMPLCHA16) is associated with CTSU TSCAP Comparison conditions are shown in Figure 30.3.	
		 0: When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or ADCMPDR1 value < A/D-converted value 1: When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): 	
		ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value < ADCMPDR1 value	

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

CMPLCHAn bits (Compare Window A Comparison Condition Select)

The CMPLCHAn bits specify the comparison conditions for analog channels to which window A comparison conditions are applied. These bits can be set for each analog input to be compared. When the comparison result of each analog input meets the set condition, the ADCMPSR1.CMPSTCHAn bit is set to 1 and a compare interrupt (ADC120_CMPAI) is generated.

30.2.29 ADCMPLER : A/D Compare Function Window A Extended Input Comparison Condition Setting Register

Base address: ADC120 = 0x4005_C000 Offset address: 0x093

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	CMPL OCA	CMPL TSA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	CMPLTSA	Compare Window A Temperature Sensor Output Comparison Condition Select Comparison conditions are shown in Figure 30.3.	R/W
		 0: When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value > A/D-converted valueCompare Window A Temperature Sensor Output Comparison Condition Select When window function is enabled (ADCMPCR.WCMPE = 1) : Compare Window A Temperature Sensor Output Comparison ConditionA/D- converted value < ADCMPDR0 value, or A/D-converted value > ADCMPDR1 value 1: When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1) : ADCMPDR0 value < A/D-converted value 	
1	CMPLOCA	Compare Window A Internal Reference Voltage Comparison Condition Select Comparison conditions are shown in Figure 30.3.	R/W
		 0: When window function is disabled (ADCMPCR.WCMPE = 0) : ADCMPDR0 value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADCMPDR0 value, or A/D-converted value > ADCMPDR1 value 1: When window function is disabled (ADCMPCR.WCMPE = 0): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADCMPDR0 value < A/D-converted value < ADCMPDR1 value 	
7:2	-	These bits are read as 0. The write value should be 0.	R/W



CMPLTSA bit (Compare Window A Temperature Sensor Output Comparison Condition Select)

The CMPLTSA bit specifies comparison conditions when the temperature sensor output is the target for the Window A comparison condition. When the temperature sensor output comparison result meets the set condition, the ADCMPSER.CMPSTTSA flag sets to 1 and a compare interrupt (ADC120_CMPAI) is generated.

CMPLOCA bit (Compare Window A Internal Reference Voltage Comparison Condition Select)

The CMPLOCA bit specifies comparison conditions when the internal reference voltage is the target for the Window A comparison condition. When the internal reference voltage comparison result meets the set condition, the ADCMPSER.CMPSTOCA flag sets to 1 and a compare interrupt (ADC120 CMPAI) is generated.

30.2.30 ADCMPDRn : A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register (n = 0, 1)

Base address:	ADC120	= 0x400	5_C000													
Offset address:	0x09C +	(0x2 × n	ı)													
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The ADCMPDRy (y = 0, 1) register specifies the reference data when the compare window A function is used. ADCMPDR0 sets the lower reference for window A, and ADCMPDR1 sets the upper reference for window A.

ADCMPDRy are read/write registers.

ADCMPDRy are writable even during A/D conversion. The reference data can be dynamically changed by rewriting register values during A/D conversion^{*1}.

Set these registers so that the upper reference is not less than the lower reference (ADCMPDR1 \geq ADCMPDR0). ADCMPDR1 are not used when the window function is disabled.

Note 1. The lower and the upper references are changed when each register is written. For example, when the upper reference value is changed and the lower reference value is being changed, the MCU compares the upper reference (after rewrite), and the lower reference (before rewrite) with the A/D conversion result. See Figure 30.4. If the comparison during the rewriting of these two references is erroneous, then rewrite these reference values when both ADCSR.ADST and the target Compare Window Operation Enable bit (ADCMPCR.CMPAE or ADCMPCR.CMPBE) are 0.





The ADCMPDRy registers use different formats depending on the following conditions:

- The value of A/D Data Register Format Select bit (flush-right or flush-left)
- The value of A/D-Converted Value Addition/Average Channel Select bits (A/D-converted value addition mode selected or not selected).

The data formats for each condition are shown as follows:

- 1. When A/D-converted value addition mode is not selected
 - Flush-right data with 12-bit accuracy Lower 12 bits ([11:0]) are valid
 - Flush-left data with 12-bit accuracy Upper 12 bits ([15:4]) are valid
- 2. When A/D-converted value addition mode is selected (other than 16-time conversion)
 - Flush-right data with 12-bit accuracy Lower 14 bits ([13:0]) are valid
 - Flush-left data with 12-bit accuracy Upper 14 bits ([15:2]) are valid
- 3. When A/D-converted value addition mode is selected (16-time conversion)
 - All bits ([15:0]) are valid

30.2.31 ADWINnLB : A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register (n = L, U)

Base address:	ADC120	= 0x400	05_C000													
Offset address:	0x0A8 (r 0x0AA (r	n = L) n = U)														
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The ADWINULB and ADWINLLB registers specify the reference data when the compare window B function is used. ADWINLLB sets the lower reference for window B, and ADWINULB sets the upper reference for window B.

ADWINnLB are read/write registers.

ADWINnLB are writable even during A/D conversion. The reference data can be dynamically changed by rewriting register values during A/D conversion^{*1}.

Set these registers so that the upper reference is not less than the lower reference (ADWINULB \geq ADWINLLB). ADWINULB are not used when the window function is disabled.

Note 1. The lower and the upper references are changed when each register is written. For example, when the upper reference value is changed and the lower reference value is being changed, the MCU compares the upper reference (after rewrite), and the lower reference (before rewrite) with the A/D conversion result. See Figure 30.5. If the comparison during the rewriting of these two references is erroneous, then rewrite these reference values when both ADCSR.ADST and the target Compare Window Operation Enable bit (ADCMPCR.CMPAE or ADCMPCR.CMPBE) are 0.





The ADWINnLB registers use different formats depending on the following conditions:

- The value of A/D Data Register Format Select bit (flush-right or flush-left)
- The value of A/D-Converted Value Addition/Average Channel Select bits (A/D-converted value addition mode selected or not selected).

The data formats for each condition are shown as follows:

- 1. When A/D-converted value addition mode is not selected
 - Flush-right data with 12-bit accuracy Lower 12 bits ([11:0]) are valid
 - Flush-left data with 12-bit accuracy Upper 12 bits ([15:4]) are valid
- 2. When A/D-converted value addition mode is selected (other than 16-time conversion)
 - Flush-right data with 12-bit accuracy Lower 14 bits ([13:0]) are valid
 - Flush-left data with 12-bit accuracy Upper 14 bits ([15:2]) are valid
- 3. When A/D-converted value addition mode is selected (16-time conversion)
 - All bits ([15:0]) are valid

30.2.32 ADCMPSR0 : A/D Compare Function Window A Channel Status Register 0

Base address: ADC120 = 0x4005_C000 Offset address: 0x0A0

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPS TCHA 15	CMPS TCHA 14	CMPS TCHA 13	CMPS TCHA 12	CMPS TCHA 11	CMPS TCHA 10	CMPS TCHA 9	CMPS TCHA 8	CMPS TCHA 7	CMPS TCHA 6	CMPS TCHA 5	CMPS TCHA 4	CMPS TCHA 3	CMPS TCHA 2	CMPS TCHA 1	CMPS TCHA 0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	CMPSTCHA15 to CMPSTCHA0	Compare Window A Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1b), these bits indicate the comparison result of channels to which Window A comparison conditions are applied. Bit 15 (CMPSTCHA15) is associated with AN015 and bit 0 (CMPSTCHA0) is associated with AN000.	R/W
		1: Comparison conditions are met.	



Note: n = 00 to 14

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

CMPSTCHAn flags (Compare Window A Flag)

The CMPSTCHAn flags indicate the comparison results for channels to which Window A comparison conditions are applied. When a comparison condition set in ADCMPLR0.CMPLCHA is met at the end of A/D conversion, the associated CMPSTCHAn flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTCHAn flags is invalid.

[Setting condition]

• The condition set in ADCMPLR0.CMPLCHA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.

30.2.33 ADCMPSR1 : A/D Compare Function Window A Channel Status Register1

Base address: ADC120 = 0x4005_C000

Offset address: 0x0A2

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CMPS TCHA 31	CMPS TCHA 30	CMPS TCHA 29	CMPS TCHA 28	CMPS TCHA 27	CMPS TCHA 26	CMPS TCHA 25	CMPS TCHA 24	CMPS TCHA 23	CMPS TCHA 22	CMPS TCHA 21	CMPS TCHA 20	CMPS TCHA 19	CMPS TCHA 18	CMPS TCHA 17	CMPS TCHA 16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit Syı	ymbol	Function	R/W
15:0 CM CM	MPSTCHA31 to MPSTCHA16	Compare Window A Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1), these bits indicate the comparison result of channels to which Window A comparison conditions are applied. Bit 15 (CMPSTCHA31) is associated with AN031 and bit 1 (CMPSTCHA17) is associated with AN017. Bit 0 (CMPSTCHA16) is associated with CTSU TSCAP 0: Comparison conditions are not met.	R/W

Note: n = 16 to 20

Note: Bits associated with non-existent pins are reserved. This bit is read as 0. The write value should be 0.

CMPSTCHAn flags (Compare Window A Flag)

The CMPSTCHAn flags indicate the comparison results for channels to which Window A comparison conditions are applied. When the comparison condition set in ADCMPLR1.CMPLCHA is met at the end of A/D conversion, the associated CMPSTCHAn flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTCHAn flags is invalid.

[Setting condition]

• The condition set in ADCMPLR1.CMPLCHA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.



30.2.34 ADCMPSER : A/D Compare Function Window A Extended Input Channel Status Register

Base address:	ADC120 = 0x4005_C000

Offset address: 0x0A4



Bit	Symbol	Function	R/W
0	CMPSTTSA	Compare Window A Temperature Sensor Output Compare Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1), this bit indicates the temperature sensor output comparison result.	R/W
		0: Comparison conditions are not met.1: Comparison conditions are met.	
1	CMPSTOCA	Compare Window A Internal Reference Voltage Compare Flag When Window A operation is enabled (ADCMPCR.CMPAE = 1), this bit indicates the internal reference voltage comparison result.	R/W
		0: Comparison conditions are not met.1: Comparison conditions are met.	
7:2	—	These bits are read as 0. The write value should be 0.	R/W

The ADCMPSER register stores compare results of compare function window A.

CMPSTTSA flag (Compare Window A Temperature Sensor Output Compare Flag)

The CMPSTTSA flag indicates the temperature sensor output comparison result. When the comparison condition set in ADCMPLER.CMPLTSA is met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTTSA flag is invalid.

[Setting condition]

• The condition set in ADCMPLER.CMPLTSA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.

CMPSTOCA flag (Compare Window A Internal Reference Voltage Compare Flag)

The CMPSTOCA flag indicates the internal reference voltage comparison result. When the comparison condition set in ADCMPLER.CMPLOCA is met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPAIE bit is 1, a compare interrupt request (ADC120_CMPAI) is generated when this flag sets to 1.

Writing 1 to the CMPSTOCA flag is invalid.

[Setting condition]

• The condition set in ADCMPLER.CMPLOCA is met when ADCMPCR.CMPAE = 1.

[Clearing condition]

• Writing 0 after reading 1.



30.2.35 ADCMPBNSR : A/D Compare Function Window B Channel Select Register

Base address:	ADC120 = 0x4005_C000
Offset address:	0x0A6

Bit position:	7	6	5	4	3	2	1	0
Bit field:	CMPL B	_			CMPC	HB[5:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	Function					
5:0	CMPCHB[5:0]	Compare Window B Channel Select These bits select channels to be compared	Compare Window B Channel Select These bits select channels to be compared with the compare Window B conditions.					
		CMPCHB[5:0]	Channel					
		0x00	AN000					
		0x01	AN001					
		0x02	AN002					
		:	:					
		0x0E	AN014					
		0x10	CTSU TSCAP voltage					
		0x11	AN017	1				
		0x12 AN018						
		0x13	AN019					
		0x14	AN020					
		0x20	Temparature sensor					
		0x21	Internal reference voltage					
		0x3F	No selection					
		Others	Setting prohibited					
6	—	This bit is read as 0. The write value should	be 0.	R/W				
7	CMPLB	Compare Window B Comparison Condition This bit sets comparison conditions for chan are shown in Figure 30.6.	Compare Window B Comparison Condition Setting This bit sets comparison conditions for channels for Window B. The comparison conditions are shown in Figure 30.6.					
		 0: When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value > A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): A/D-converted value < ADWINLLB value, or ADWINULB value < A/D-converted value 1: When window function is disabled (ADCMPCR.WCMPE = 0): ADWINLLB value < A/D-converted value When window function is enabled (ADCMPCR.WCMPE = 1): ADWINLLB value < A/D-converted value 						

CMPCHB[5:0] bits (Compare Window B Channel Select)

The CMPCHB[5:0] bits specify the channels to be compared with the compare Window B conditions from AN000 to AN014, AN017 to AN020, the temperature sensor, the internal reference voltage, and the CTSU TSCAP voltage. The compare Window B function is enabled by specifying the hexadecimal number of the A/D conversion channel selected in the ADANSA0, ADANSA1, ADANSB0, ADANSB1 registers.

Set the CMPCHB[5:0] bits while the ADCSR.ADST bit is 0.

CMPLB bit (Compare Window B Comparison Condition Setting)

The CMPLB bit specifies the comparison conditions for channels for Window B. When the comparison result of an analog input meets the set condition, the associated ADCMPBSR.CMPSTB flag sets to 1 and a compare interrupt request (ADC120_CMPBI) is generated.





Figure 30.6 Explanation of compare conditions for compare function Window B

30.2.36 ADCMPBSR : A/D Compare Function Window B Status Register

Base address: ADC120 = 0x4005_C000 Offset address: 0x0AC

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	CMPS TB
Value after reset:	0	0	0	0	0	0	0	0

Bit Symbol Function R/W 0 CMPSTB Compare Window B Flag R/W When Window B operation is enabled (ADCMPCR.CMPBE = 1), this bit indicates the comparison result of channels to which Window B comparison conditions are applied,temperature sensor output, internal reference voltage, and CTSU TSCAP voltage. 0: Comparison conditions are not met. 1: Comparison conditions are met. 7:1 These bits are read as 0. The write value should be 0. R/W

CMPSTB flag (Compare Window B Flag)

The CMPSTB flag indicates the comparison result of channels to which Window B comparison conditions are applied, the temperature sensor output, internal reference voltage, and the CTSU TSCAP voltage. When the comparison condition set in



ADCMPBNSR.CMPLB is met at the end of A/D conversion, this flag sets to 1. When the ADCMPCR.CMPBIE bit is 1, a compare interrupt request (ADC120_CMPBI) is generated when this flag sets to 1.

Writing 1 to the CMPSTB flag is invalid.

[Setting condition]

• The condition set in ADCMPBNSR.CMPLB is met when ADCMPCR.CMPBE = 1.

[Clearing condition]

• Writing 0 after reading 1.

30.2.37 ADWINMON : A/D Compare Function Window A/B Status Monitor Register

Base address: ADC120 = 0x4005_C000

Offset address: 0x08C

Va

Bit position:	7	6	5	4	3	2	1	0
Bit field:	_	_	MONC MPB	MONC MPA	_	_	_	MONC OMB
lue after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	MONCOMB	Combination Result Monitor This bit indicates the combination result. This bit is valid when both Window A and Window B operations are enabled.	R
		0: Window A/B composite conditions are not met.1: Window A/B composite conditions are met.	
3:1	—	These bits are read as 0.	R
4	MONCMPA	Comparison Result Monitor A 0: Window A comparison conditions are not met. 1: Window A comparison conditions are met.	R
5	MONCMPB	Comparison Result Monitor B 0: Window B comparison conditions are not met. 1: Window B comparison conditions are met.	R
7:6	—	These bits are read as 0.	R

MONCOMB bit (Combination Result Monitor)

The read-only MONCOMB bit indicates the combined result of comparison condition results A and B based on the combination condition set in the ADCMPCR.CMPAB[1:0] bits.

[Setting condition]

• The combined result meets the combination condition set in the ADCMPCR.CMPAB[1:0] bits when ADCMPCR.CMPAE = 1 and ADCMPCR.CMPBE = 1.

[Clearing conditions]

- The combined result does not meet the combination condition set in the ADCMPCR.CMPAB[1:0] bits.
- ADCMPCR.CMPAE = 0 or ADCMPCR.CMPBE = 0.

MONCMPA bit (Comparison Result Monitor A)

The read-only MONCMPA bit is read as 1 when the A/D-converted value of the Window A target channel meets the condition set in ADCMPLR0/ADCMPLR1 and ADCMPLER. Otherwise, it is read as 0.

[Setting condition]

• The A/D-converted value meets the condition set in the ADCMPLR0/ADCMPLR1 and ADCMPLER registers when ADCMPCR.CMPAE = 1.

[Clearing conditions]



- The A/D-converted value does not meet the condition set in the ADCMPLR0/ADCMPLR1 and ADCMPLER registers when ADCMPCR.CMPAE = 1.
- ADCMPCR.CMPAE = 0 (automatically cleared when the ADCMPCR.CMPAE value changes from 1 to 0).

MONCMPB bit (Comparison Result Monitor B)

The read-only MONCMPB bit is read as 1 when the A/D-converted value of the Window B target channel meets the condition set in the ADCMPBNSR.CMPLB bit. Otherwise, it is read as 0.

[Setting condition]

• The A/D-converted value meets the condition set in ADCMPBNSR.CMPLB when ADCMPCR.CMPBE = 1.

[Clearing conditions]

- The A/D-converted value does not meet the condition set in ADCMPBNSR.CMPLB when ADCMPCR.CMPBE = 1.
- ADCMPCR.CMPBE = 0 (automatically cleared when the ADCMPCR.CMPBE value changes from 1 to 0).

30.2.38 ADHVREFCNT : A/D High-Potential/Low-Potential Reference Voltage Control Register

Base address: ADC120 = 0x4005_C000 Offset address: 0x08A



Bit	Symbol	Function	R/W
1:0	HVSEL[1:0]	High-Potential Reference Voltage Select	R/W
		 0 0: AVCC0 is selected as the high-potential reference voltage 0 1: VREFH0 is selected as the high-potential reference voltage 1 0: Internal reference voltage is selected as the high-potential reference voltage 1 1: No reference voltage pin is selected (internal node discharge) 	
3:2	—	These bits are read as 0. The write value should be 0.	R/W
4	LVSEL	Low-Potential Reference Voltage Select 0: AVSS0 is selected as the low-potential reference voltage. 1: VREFL0 is selected as the low-potential reference voltage.	R/W
6:5	—	These bits are read as 0. The write value should be 0.	R/W
7	ADSLP	Sleep 0: Normal operation 1: Standby state	R/W

HVSEL[1:0] bits (High-Potential Reference Voltage Select)

The HVSEL[1:0] bits specify the high-potential reference voltage as VREFH0, AVCC0, or internal reference voltage.

When setting the register, make sure that HVSEL[1:0] = 11b is set.

Before selecting the internal reference voltage (HVSEL[1:0] = 10b), set HVSEL[1:0] = 11b to discharge the path of the high-potential reference voltage. After the discharge completes, set HVSEL[1:0] = 10b and start the A/D conversion.

When the internal reference voltage is selected as the high-potential reference voltage (HVSEL[1:0] = 10b), A/D conversion is possible for analog channels, and CTSU TSCAP voltage, but A/D conversion of the internal reference voltage and the temperature sensor output is prohibited. When the internal reference voltage is selected as the high-potential reference voltage (HVSEL[1:0] = 10b), can only work in low-current mode (ADCSR.ADHSC = 1).

LVSEL bit (Low-Potential Reference Voltage Select)

The LVSEL bit specifies the low-potential reference voltage as AVSS0 or VREFL0.



ADSLP bit (Sleep)

The ADSLP bit transitions the A/D converter to the standby state. Set the ADSLP bit to 1 only when modifying the ADCSR.ADHSC bit. In other cases, setting the ADSLP bit to 1 is prohibited.

After the ADSLP bit is set to 1, wait at least 5 μ s before setting this bit to 0. Additionally, after the ADSLP bit is set to 0, wait at least 1 μ s, then start the A/D conversion.

For the ADHSC bit rewriting procedure, see section 30.8.9. ADHSC Bit Rewriting Procedure.

30.3 Operation

30.3.1 Scanning Operation

In scanning, A/D conversion is performed sequentially on the analog inputs of the specified channels.

Scan conversion is performed in any of the three operating modes and two conversion modes:

- Single scan mode
- Continuous scan mode
- Group scan mode
- High-speed A/D conversion mode (include fast/normal conversion mode selected by ADACSR.ADSAC)
- Low-power A/D conversion mode (include fast/normal conversion mode selected by ADACSR.ADSAC)

In single scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned repeatedly until software sets the ADCSR.ADST bit to 0. The CTSU TSCAP voltage can be regarded as AN016. In group scan mode, the selected channels in group A, B are scanned once after scan starts in response to the respective synchronous trigger.

In single scan mode and continuous scan mode, A/D conversion is performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n. CTSU TSCAP voltage can be regarded as AN016. In group scan mode, A/D conversion is performed for the ANn channels in group A selected in the ADANSA0 and ADANSA1 registers, and for the ANn channels in group B selected in the ADANSB0 and ADANSB1 registers, starting from the channel with the smallest number n.

When self-diagnosis is selected, it is executed once at the beginning of each scan and one of the three reference voltages is converted.

It is prohibited to simultaneously select both temperature sensor output and internal reference voltage. If the internal reference voltage is selected as the reference voltage on the high potential side, A/D conversion of the temperature sensor or the internal reference voltage is also prohibited. When temperature sensor output or internal reference voltage is selected for A/D conversion, single scan mode should be used.

Double trigger mode can be used with single scan mode or group scan mode. With double trigger mode enabled (ADCSR.DBLE = 1), A/D conversion data of a channel selected in the ADCSR.DBLANS[4:0] bits is duplicated only if the conversion is started by the synchronous trigger (ELC) selected in the ADSTRGR.TRSA[5:0] bits. In group scan mode, only group A can use double trigger mode.

In the extended operation of double trigger mode, the A/D conversion operation is generated from the synchronous trigger combination selected in the ADSTRGR.TRSA[5:0] bits. In addition to normal double trigger mode operation, A/D conversion data with odd number trigger (ELC_AD00) is stored in A/D Data Duplexing Register A (ADDBLDRA), and A/D conversion data with even number trigger (ELC_AD01) is stored in A/D Data Duplexing Register B (ADDBLDRB). In the extended operation of double trigger mode, when one of the trigger combinations occurs at the same time, the data duplexing register settings for the specified triggers do not work, and A/D conversion data is stored in A/D Data Duplexing Register B (ADDBLDRB).

The ADC12 ignores a synchronous trigger that occurs during the A/D conversion started by another synchronous trigger.

30.3.2 Single Scan Mode

30.3.2.1 Basic Operation

In basic operation of single scan mode, A/D conversion is performed once on the analog input of the specified channels as follows:



- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger, a synchronous trigger input (ELC), or an asynchronous trigger input, A/D conversion is performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n. CTSU TSCAP voltage can be regarded as AN016.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D data register (ADDRy and ADCTDR).
- 3. When A/D conversion of all the selected channels is completed, an ADC120_ADI interrupt request is generated .
- 4. The ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion of all the selected channels is completed. The ADC12 then enters a wait state.



Figure 30.7 Example basic operation in single scan mode when the analog inputs (channel x to z) are selected

30.3.2.2 Channel Selection and Self-Diagnosis

When channels and self-diagnosis are selected, A/D conversion is first performed for the reference voltage ($\times 0$, $\times 1/2$, or $\times 1$), then A/D conversion is performed once on the analog input of the selected channels as follows:

- 1. A/D conversion for self-diagnosis is first started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger input, a synchronous trigger input (ELC), or an asynchronous trigger input.
- 2. When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored in the A/D Self-Diagnosis Data Register (ADRD). A/D conversion is then performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 3. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D data register (ADDRy and ADCTDR).
- 4. When A/D conversion of all the selected channels is completed, an ADC120_ADI interrupt request is generated .
- 5. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion of all the selected channels is completed. The ADC12 then enters a wait state.





Figure 30.8 Example basic operation in single scan mode when the analog inputs (channel x and y) are selected with self- diagnosis

30.3.2.3 A/D Conversion of Temperature Sensor Output or Internal Reference Voltage

A/D conversion is performed on the temperature sensor output or the internal reference voltage in single scan mode as described in this section.

When selecting A/D conversion of the temperature sensor output or the internal reference voltage, deselect all analog input channels and CTSU TSCAP voltage by setting the ADANSA0 and ADANSA1 registers to all 0's and the ADCSR.DBLE bit to 0.

When selecting A/D conversion of temperature sensor output, set the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0 (deselected). When selecting A/D conversion of internal reference voltage, set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) to 0 (deselected).

- Set the sampling time to 5 μs or longer. Take note of the sampling state register settings (ADSSTRT/ADSSTRO) and ADCLK frequency.
- 2. After switching to A/D conversion of internal reference voltage or temperature sensor output, set the ADST bit to 1 to start conversion.
- 3. On completion of A/D conversion, the result is stored in the Temperature Sensor Data Register (ADTSDR) or A/D Internal Reference Voltage Data Register (ADOCDR), and an ADC120_ADI interrupt request is generated.
- 4. The ADST bit remains 1 during A/D conversion and is automatically set to 0 on completion of A/D conversion. The ADC12 then enters a wait state.





Figure 30.9 Example basic operation in single scan mode when temperature sensor output or internal reference voltage is selected

30.3.2.4 A/D Conversion in Double-Trigger Mode

When double trigger mode is selected in single scan mode, two rounds of single scan operation started by a synchronous trigger (ELC) are performed in sequence.

Deselect self-diagnosis and set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA) and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated in the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid.

In double trigger mode, select a synchronous trigger (ELC) with the ADSTRGR.TRSA[5:0] bits. Additionally, set the ADCSR.EXTRG bit to 0 and the ADCSR.TRGE bit to 1. Do not use a software trigger.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a synchronous trigger input (ELC), A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D Data Register y (ADDRy).
- 3. The ADCSR.ADST bit is automatically set to 0 and the ADC12 enters a wait state. An ADC120_ADI interrupt request is not generated .
- 4. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by the second trigger input, A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 5. When A/D conversion is completed, the result is stored in the A/D Data Duplexing Register (ADDBLDR), which is exclusively used in double-trigger mode.
- 6. An ADC120_ADI interrupt request is generated.
- 7. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion is completed. Then the ADC12 enters a wait state.





Figure 30.10 Example operation in single scan mode when double-trigger mode is selected and the analo input (channel x) is duplicated

30.3.2.5 Extended Operations When Double-Trigger Mode Is Selected

When double trigger mode is selected in single scan mode, and a synchronous trigger (ELC_AD00/ELC_AD01) is selected as the trigger for the start of A/D conversion, two rounds of single scan operation are performed.

Deselect self-diagnosis and set the temperature sensor output A/D conversion select bit (ADEXICR.TSSA), and the internal reference voltage A/D conversion select bit (ADEXICR.OCSA) to 0.

Duplication of A/D conversion data is enabled by setting the channel number to be duplicated to the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1. When the ADCSR.DBLE bit is set to 1, channel selection using the ADANSA0 and ADANSA1 registers is invalid.

In extended double trigger mode, select a synchronous trigger combination ELC_AD00/ELC_AD01 by setting the ADSTRGR.TRSA[5:0] bits to 0x0B, set the ADCSR.EXTRG bit to 0, and set the ADCSR.TRGE bit to 1. Do not use a software trigger.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a synchronous trigger input (ELC_AD00/ ELC AD01), A/D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 2. When A/D conversion completes, the A/D conversion result is stored in the associated A/D Data Register (ADDRy) and in A/D Data Duplexing Register A (ADDBLDRA) or A/D Data Duplexing Register B (ADDBLDRB) when the ELC_ADi0 or ELC_ADi1 trigger is input respectively (i = 0).
- 3. The ADCSR.ADST bit is automatically set to 0 and the ADC12 enters a wait state. An ADC120_ADI interrupt request is not generated.
- 4. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by the second trigger (ELC_AD00/ELC_AD01), A/ D conversion starts on the single channel selected in the ADCSR.DBLANS[4:0] bits.
- 5. When A/D conversion completes, the A/D conversion result is stored in the A/D Data Duplexing Register (ADDBLDR) and in A/D Data Duplexing Register A (ADDBLDRA) or A/D Data Duplexing Register B (ADDBLDRB) when the ELC_ADi0 or ELC_ADi1 trigger is input respectively (i = 0).
- 6. An ADC120_ADI interrupt request is generated.
- 7. The ADCSR.ADST bit remains 1 (A/D conversion start) during A/D conversion and is automatically set to 0 when A/D conversion completes. The ADC12 then enters a wait state.





Figure 30.11 Example extended operation in double trigger mode with duplication selected for the analog input (channel x) and ELC_AD00/ELC_AD01

30.3.3 Continuous Scan Mode

30.3.3.1 Basic Operation

In continuous scan mode, A/D conversion is performed repeatedly on the analog input of the specified channels. In this mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger, a synchronous trigger input (ELC), or an asynchronous trigger input, A/D conversion is performed for ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n. CTSU TSCAP voltage can be regarded as AN016.
- 2. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the associated A/D Data Register (ADDRy).
- 3. When A/D conversion of all the selected channels is completed, an ADC120_ADI interrupt request is generated. The ADC12 sequentially starts A/D conversion for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 4. The ADCSR.ADST bit is not automatically cleared, and steps 2. and 3. are repeated as long as ADCSR.ADST remains 1 (A/ D conversion start). When the ADCSR.ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the ADC12 enters a wait state.
- 5. When the ADCSR.ADST bit is later set to 1 (A/D conversion start), A/D conversion starts again for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.





Figure 30.12 Example basic operation in continuous scan mode when the analog inputs (channel x to z) are selected

30.3.3.2 Channel Selection and Self-Diagnosis

When channels and self-diagnosis are selected at the same time, A/D conversion is first performed for the reference voltage ($\times 0$, $\times 1/2$, or $\times 1$) supplied to the ADC12, and A/D conversion is performed on the analog input of the selected channels. This sequence is repeated as described in the section that follows.

In continuous scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

- 1. A/D conversion for self-diagnosis is first started when the ADCSR.ADST bit is set to 1 (A/D conversion start) by a software trigger input, a synchronous trigger input (ELC), or an asynchronous trigger input.
- 2. When A/D conversion for self-diagnosis is completed, the A/D conversion result is stored in the A/D Self-Diagnosis Data Register (ADRD). A/D conversion is then performed for the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 3. Each time A/D conversion of a single channel is completed, the A/D conversion result is stored in the corresponding A/D Data Register (ADDRy).
- 4. When A/D conversion of all the selected channels is completed, an ADC120_ADI interrupt request is generated. At the same time, the ADC12 starts A/D conversion for self-diagnosis and then on the ANn channels selected in the ADANSA0 and ADANSA1 registers, starting from the channel with the smallest number n.
- 5. The ADCSR.ADST bit is not automatically cleared, and steps 2. to 4. are repeated as long as the ADCSR.ADST bit remains 1. When the ADST bit is set to 0 (A/D conversion stop), A/D conversion stops and the ADC12 enters a wait state.
- 6. When the ADST bit is later set to 1 (A/D conversion start), the A/D conversion for self-diagnosis is started again.





Figure 30.13 Example basic operation in continuous scan mode when the analog inputs (channel x and y) are selected with self-diagnosis

30.3.4 Group Scan Mode

30.3.4.1 Basic Operation

In group scan mode, A/D conversion is performed once on the analog input of all the specified channels in group A and B after scanning is started by a synchronous trigger (ELC). The scan operation of each group is similar to the scan operation in single scan mode.

The synchronous triggers can be selected in the ADSTRGR.TRSA[5:0] bits for group A and in the ADSTRGR.TRSB[5:0] bits for group B. Use different triggers for group A and B to prevent simultaneous A/D conversion of the two groups. Do not use a software trigger.

The group A channels to be A/D-converted are selected using the ADANSA0 and ADANSA1 registers. The group B channels to be A/D-converted are selected using the ADANSB0 and ADANSB1 registers. Group A and B cannot use the same channels.

In group scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and (ADEXICR.OCSA) bits to 0. When self-diagnosis is selected in group scan mode, self-diagnosis is separately executed for Group A and B.

The following sequence describes operation in group scan mode using a synchronous trigger from the ELC. In this example, the ELC_AD00 trigger from the ELC is used to start conversion of group A and the ELC_AD01 trigger from the ELC is used to start conversion of group B. In addition, ELC_AD00 and ELC_AD01 are selected for the GPT event in the associated ELC.ELSRn registers.

- 1. Scanning of group A is started by ELC_AD00.
- 2. When group A scanning completes, an ADC120_ADI interrupt is generated (no register setting).
- 3. Scanning of group B is started by ELC_AD01.
- 4. When group B scanning completes, an ADC120_GBADI interrupt is generated if the ADCSR.GBADIE bit is 1 (ADC120_GBADI interrupt when scanning completion is enabled).





used

30.3.4.2 A/D Conversion in Double-Trigger Mode

When double trigger mode is selected in group scan mode, two rounds of single scan operation started by a synchronous trigger (ELC) are performed as a sequence for group A. For group B, single scan operation started by a synchronous trigger (ELC) is performed once.

In group scan mode, the synchronous trigger can be selected in the ADSTRGR.TRSA[5:0] bits for group A and in the ADSTRGR.TRSB[5:0] bits for group B. Use different triggers for groupA, B to prevent simultaneous A/D conversion of the two groups. Do not use a software trigger or an asynchronous trigger.

When an ELC_AD00/ELC_AD01 is selected as group A synchronous triggers by setting the ADSTRGR.TRSA[5:0] bits to 0x0B, operation proceeds in extended double trigger mode.

The group A channel to be A/D-converted is selected using the DBLANS[4:0] bits in the ADCSR register, while the group B channels to be A/D-converted are selected using the ADANSB0 and ADANSB1 registers. Group A, B cannot use the same channels.

In group scan mode, deselect the temperature sensor output A/D conversion and the internal reference voltage A/D conversion by setting the ADEXICR.TSSA and ADEXICR.OCSA bits to 0.

Self-diagnosis cannot be selected when double trigger mode is selected in group scan mode.

Duplication of A/D conversion data is enabled by setting the channel numbers to be duplicated in the ADCSR.DBLANS[4:0] bits and setting the ADCSR.DBLE bit to 1.

The following sequence describes operation in group scan mode with double trigger mode selected and using a synchronous trigger from the ELC. In this example, the ELC_AD00 trigger is used to start conversion of group A and the ELC_AD01 trigger is used to start conversion of group B. In addition, ELC_AD00 and ELC_AD01 are selected for the GPT event in the associated ELC.ELSRn registers.

- 1. Scanning of group B is started by the ELC_AD00 trigger from the ELC.
- 2. When group B scanning completes, an ADC120_GBADI interrupt is generated if the GBADIE bit in ADCSR is 1 (ADC120_GBADI interrupt when scanning completion is enabled).
- 3. The first scan of group A is started by the first ELC_AD01 trigger.



- 4. When the first scan of group A completes, the conversion result is stored in the associated A/D Data Register y (ADDRy); an ADC120_ADI interrupt request is not generated.
- 5. The second scan of group A is started by the second ELC_AD01 trigger.
- 6. When the second scan of group A completes, the conversion result is stored in ADDBLDR. An ADC120_ADI interrupt is generated.



Figure 30.15 Example basic operation in group scan mode with double-trigger mode when synchronous triggers from the ELC are used

30.3.4.3 Group Priority Operation

Group priority operation is performed by setting the ADGSPCR.PGS bit to 1 in group-scan mode. The priority of groups is group A > group B.

When setting the PGS bit in the ADGSPCR register to 1, follow the procedure described in Figure 30.16. If the procedure is not followed, A/D conversion operation and stored data are not guaranteed.

As the basic operation in group-scan mode, a trigger input generated during A/D conversion of group A, B is ignored, and the A/D conversion operation of each group is similar to the operation in single-scan mode.

In group priority operation, if a trigger for a priority group is input during scanning of a lower-priority group, A/D conversion for the lower-priority group is stopped and A/D conversion for the priority group is performed.

If the setting of the ADGSPCR.GBRSCN bit is 0, the lower-priority group enters a wait state when A/D conversion for the priority group completes. A trigger input of the lower-priority group generated during A/D conversion is ignored.

If the setting of the ADGSPCR.GBRSCN bit is 1, A/D conversion for the lower-priority group automatically restarts upon completion of A/D conversion for the priority group. A trigger input of the lower-priority group generated during A/D conversion on the priority group takes effect, and A/D conversion for the lower-priority group is automatically performed upon completion of A/D conversion on the priority group.

Table 30.24 summarizes operations in response to the input of a trigger during A/D conversion with the settings of the ADGSPCR.GBRSCN bit.

If the setting of the ADGSPCR.GBRP bit is 1, A/D conversion operation for the lowest-priority group is to continuously perform single scans.

For the trigger settings in group-scan mode, select a synchronous trigger for group A by using the ADSTRGR.TRSA[5:0] bits, a synchronous trigger for group B by using the ADSTRGR.TRSB[5:0] bits. Each trigger must be different from each other. Set the ADSTRGR.TRSB[5:0] bits to 0x3F when setting the ADGSPCR.GBRP bit to 1.





The channels to be scanned must be selected in the registers shown in section 30.3.4. Group Scan Mode.

Figure 30.16 Flowchart for ADGSPCR.PGS bit setting

Table 30.24 Control of A/D conversion operations according to ADGSPCR.GBRSCN bit setting (1 of 2)

A/D conversion operation	Trigger input	ADGSPCR.GBRSCN = 0	ADGSPCR.GBRSCN = 1		
When A/D conversion for	Input of trigger for group A	Trigger input is ineffective.	Trigger input is ineffective.		
group A is in progress	Input of trigger for group B	Trigger input is ineffective.	A/D conversion for group B is performed after A/D conversion for group A completes.		



A/D conversion operation	Trigger input	ADGSPCR.GBRSCN = 0	ADGSPCR.GBRSCN = 1
When A/D conversion for group B is in progress	Input of trigger for group A	A/D conversion for group B is discontinued and A/D conversion for group A starts.	 A/D conversion for group B is discontinued and A/D conversion for group A starts. A/D conversion for group B starts after A/D conversion for group A completes.
	Input of trigger for group B	Trigger input is ineffective.	Trigger input is ineffective.

Table 30.24	Control of A/D conversion operations according to ADGSPCR.GBRSCN bit setting (2 of 2)
-------------	---

(1) Group priority operation for two groups (when ADGSPCR.PGS = 1)

Operation examples 1-1 to 1-3 show group priority operations in group-scan mode (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0).

Operation example 1-1: "Group A trigger input during group B scan" when rescanning is enabled

- 1. When input of a trigger for group B sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1. Then A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion on the channels, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. An ADC120_ADI interrupt request is generated.
- 6. If the setting of the ADGSPCR.GBRSCN bit is 1 (enabling rescanning of the group that was stopped in group priority operation), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1.
- 7. On completion of A/D conversion on the channels, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 8. If the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan), a group B scan end interrupt request is generated.
- 9. When A/D conversion for all the channels completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state.





Figure 30.17 Example of group priority operation 1-1: Group A trigger input during group B scanning when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

Operation example 1-2: "Group A trigger input during rescanning of group B" when rescanning is enabled

Figure 30.18 shows the operation when a group A trigger is input during rescanning operation for group B.

Even during rescanning operation, when a trigger for group A is input, A/D conversion on group B stops and A/D conversion for group A starts. A/D conversion for group B starts after A/D conversion for group A completes.

Operations for setting the ADCSR.ADST bit, storing the A/D conversion result in the corresponding A/D Data Register y (ADDRy), and generating interrupt requests are the same as those in operation example 1-1.





Figure 30.18 Example of group priority operation 1-2: Group A trigger input during rescanning of group B when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

Operation example 1-3: "Group B trigger input during group A scan" when rescanning is enabled

The following describes the operation when the setting of the ADGSPCR.GBRSCN bit is 1 (enabling rescanning of the group that was stopped in group priority operation) and a trigger for group B is input during scanning operation for group A.

If the setting of the ADGSPCR.GBRSCN bit is 0, any trigger for group B that is input during scanning operation for group A is invalid.

- 1. When input of a trigger for group A sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. When a trigger for group B is input during A/D conversion for group A, group B is ready for A/D conversion.
- 3. On completion of A/D conversion for each channel in group A, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 4. An ADC120_ADI interrupt request is generated.
- 5. When A/D conversion for group A completes, while the ADCSR.ADST bit remains 1, A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.

(As with the case of operation example 1-1, if a trigger for group A is input during A/D conversion for group B, A/D conversion for group A starts. Then A/D conversion for group B starts upon completion of A/D conversion for group A.)

- 6. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 7. Upon completion of A/D conversion for group B, a group B scan end interrupt request is generated if the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan).
- 8. When A/D conversion for all the channels completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state.





Figure 30.19 Example of group priority operation 1-3: Group B trigger input during group A scan when rescanning is enabled (when ADGSPCR.GBRSCN = 1, ADGSPCR.GBRP = 0)

Operation example 1-4 shows the group priority operation in group-scan mode (when ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0).

Operation example 1-4: "Group A trigger input during group B scan" when rescanning is disabled

- 1. When input of a trigger for group B sets the ADCSR.ADST bit to 1 (starting A/D conversion), A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1, and then A/D conversion for the group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order from the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. On completion of A/D conversion for group A, an ADC120_ADI interrupt request is generated.
- 6. When A/D conversion for group A completes, the ADCSR.ADST bit is automatically cleared and the A/D converter enters a wait state. A/D conversion for group B is not performed until a trigger for group B is input the next time.



		A/D (Group B is activ	conversion on group B rated by input of a grou	p B trigger.)	> •	(Group priority	•
Group A trigger		:		ĥ	::		:
Group B trigger		:			<u>···</u> ::		:
ADST bit	(1)*	Scan started					(6)
Group A		1					L
Analog input (channel w)		Waiting for	r conversion			A/D conversion A1	Waiting for conversion
Group B					:	(3)	
Analog input (channel x)	Waiting for conversion	A/D conversion B1	φ	Wait	ing f	or conversion	•
Analog input	Waiting	for conversion	A/D conversion B2	ф	1:5	Waiting for convers	ion
(channel y)		:			¥		
(channel z)		: Waiting for convers	sion	B3	-	Waiting for	conversion
ADDRw (for channel w)		:			:		Stored
			Stored				(4)
ADDRx (for channel x)			X	A/D c	onve	ersion result B1	•
ADDRv			(2)	Stored			
(for channel y)				A		A/D conversion rest	:
ADDRz (for channel z)				.,			
. ,							
A/D scan end interrupt ¹						Interrupt generated	U ₍₅₎

Figure 30.20 Group priority operation example 1-4: "Group A trigger is input during group B scan" when rescanning is disabled (when ADGSPCR.GBRSCN = 0, ADGSPCR.GBRP = 0)

Operation example 1-5 shows the group priority operation in group-scan mode (when ADGSPCR.GBRP = 1).

Operation example 1-5: Continuously activating single-scan operation for group B

- 1. When ADGSPCR.GBRP = 1 is set, the ADCSR.ADST bit is set to 1 (starting A/D conversion) and A/D conversion for the analog input channels selected in the ADANSB0 and ADANSB1 registers starts according to the conversion order from the channel with the smallest number n.
- 2. On completion of A/D conversion for each channel in group B, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 3. When a trigger for group A is input during A/D conversion for group B, A/D conversion for group B stops while the ADCSR.ADST bit remains 1, and then A/D conversion for group A analog input channels selected in the ADANSA0 and ADANSA1 registers starts according to the conversion order zfrom the channel with the smallest number n. If A/D conversion stops before it is completed, the conversion result is not stored in the A/D Data Register y (ADDRy).
- 4. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 5. On completion of A/D conversion for group A, an ADC120_ADI interrupt request is generated.
- 6. If ADGSPCR.GBRP = 1 is set (performing single scan continuously), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1 (starting A/D conversion).
- 7. On completion of A/D conversion of a single channel, the result is stored in the corresponding A/D Data Register y (ADDRy).
- 8. If the setting of the ADCSR.GBADIE bit is 1 (enabling interrupt generation on completion of group B scan), a group B scan end interrupt request is generated.



9. If ADGSPCR.GBRP = 1 is set (performing single scan continuously), A/D conversion for the group B analog input channels selected in the ADANSB0 and ADANSB1 registers restarts according to the conversion order from the channel with the smallest number n while the ADCSR.ADST remains 1 (starting A/D conversion).

Steps 6 to 9 are repeated as long as the ADGSPCR.GBRP bit remains 1. Do not clear the ADCSR.ADST bit as long as the ADGSPCR.GBRP bit is 1. To forcibly stop A/D conversion while ADGSPCR.GBRP = 1, follow the procedure shown in Figure 30.32.



Note: To continuously activate single-scan operation for group B, disable group B trigger input.

30.3.5 Compare Function for Windows A and B

30.3.5.1 Compare Function Windows A and B

The compare function compares a reference value with the A/D conversion result. The reference value can be set for Window A and Window B independently. When the compare function is in use, the self-diagnosis function and double trigger mode cannot be used. The main differences between Window A and Window B are their different interrupt output signals and the constraint on Window B of only one selectable channel.

This section provides an example operation that combines continuous scan mode and the compare function.

- 1. When the ADCSR.ADST bit is set to 1 (A/D conversion start) by software, a synchronous trigger (ELC) or an asynchronous trigger, A/D conversion starts of the selected channel. Both temperature sensor and internal reference voltage are not selectable at the same time. Additionally, when the internal reference voltage is selected as the high-potential reference voltage, A/D conversion of the temperature sensor or internal reference voltage is prohibited.
- 2. On completion of A/D conversion, the A/D conversion result is stored in the associated A/D Data Register y (ADDRy, ADTSDR, or ADOCDR). When ADCMPCR.CMPAE = 1, if bits in the ADCMPANSRy register or the ADCMPANSER register are set for Window A, the A/D conversion result is compared with the set ADCMPDR0/1 register value. When ADCMPCR.CMPBE = 1, if bits in the ADCMPBNSR register are set for Window B, the A/D conversion result is compared with the ADCMPCR.CMPBE = 1, if bits in the ADCMPBNSR register are set for Window B, the A/D conversion result is compared with the ADWINULB/ADWINLLB register setting.



- 3. As a result of the comparison, when Window A meets the condition set in ADCMPLR0/1 or ADCMPLER, the Compare Window A Flag (ADCMPSR0.CMPSTCHAn, ADCMPSR1.CMPSTCHAn, ADCMPSER.CMPSTTSA or ADCMPSER.CMPSTOCA) sets 1. At this time, if the ADCMPCR.CMPAIE bit is 1, an ADC120_CMPAI interrupt request is generated. In the same way, when Window B meets the condition set in ADCMPBNSR.CMPLB, the Compare Window B Flag (ADCMPBSR.CMPSTB) sets to 1. At this time, if the ADCMPCR.CMPBIE bit is 1, an ADC120_CMPBI interrupt request is generated.
- 4. On completion of all selected A/D conversions and comparisons, scan restarts.
- 5. After the ADC120_CMPAI and ADC120_CMPBI interrupts are accepted, the ADCSR.ADST bit is set to 0 (A/D conversion stop) and processing is performed for channels for which the compare flag is set to 1.
- 6. When all compare flags of Window A are cleared, the ADC120_CMPAI interrupt request is canceled. In the same way, when all compare flags of Window B are cleared, the ADC120_CMPBI interrupt request is reset. To perform comparison again, restart the A/D conversion.



Figure 30.22 Example of compare function operation, when the analog inputs (channel w to z) are compared

30.3.5.2 Event Output of Compare Function

The event output of the compare function specifies the upper-side reference voltage value and the lower-side reference voltage value for window A and window B, respectively. The output compares the A/D converted value of the selected channel with the upper and lower side reference voltage value and outputs events (ADC120_WCMPM/ ADC120_WCMPUM) based on event conditions (A or B, A and B, A xor B) and comparison result of window A and window B.

If more than one channel is selected for window A, and even when one channel in window A meets the comparison condition, the comparison result of window A is met. When using this function, perform A/D conversion in single scan mode.



Any channels from analog input, internal reference voltage, CTSU TSCAP voltage, and temperature sensor output are selectable for window A. However, neither the internal reference voltage nor the temperature sensor output can be selected together with any other channel. Additionally, if the internal reference voltage is selected as the high-potential reference voltage of the A/D converter, the internal reference voltage or the temperature sensor output cannot be A/D converted.

One channel from analog input, internal reference voltage, CTSU TSCAP voltage, and temperature sensor output is selectable for window B. Additionally, if the internal reference voltage is selected as the high-potential reference voltage, the internal reference voltage or the temperature sensor output cannot be A/D converted.

The following sequence is an example of how to set up and use the event output of the compare function:

- 1. Confirm that the value in the ADCSR.ADCS bits is 00b (single scan mode).
- 2. Select the channel for window A in the ADCMPANSR0/1 and ADCMPANSER registers. Set the window comparison conditions in the ADCMPLR0/1 and ADCMPLER registers. Set the upper-side and lower-side reference values in the ADCMPDR0/1 registers.
- 3. Select the channel and comparison conditions for Window B in the ADCMPBNSR register, and set the upper and lower reference values in the ADWINULB and ADWINLLB registers.
- 4. Set the composite conditions for window A/B, window A/B operation enable, and interrupt output enable in the ADCMPCR register.



Figure 30.23 Setting example when using the event output of the compare function

For event output usage when using only window A for the compare function, note the following:

- Enable both Window A and Window B (ADCMPCR.CMPAE = 1, ADCMPCR.CMPBE = 1)
- Set the compound condition of Window A and Window B to "OR condition" (ADCMPCR.CMPAB[1:0] = 00b)
- Set the compared channel of Window B to "No selection" (ADCMPBNSR.CMPCHB[5:0] = 0x3F)
- Set the compare condition of Window B to "0 < results < 0 always means mismatch". (ADCMPCR.WCMPE = 1, ADWINLLB[15:0] = ADWINULB[15:0] = 0x0000, and ADCMPBNSR.CMPLB = 1)

Figure 30.24 shows the event output operation example of compare function.



A scan end event (ADC120_ADI) is output with the same timing as single scan completion. A match or mismatch event (ADC120_WCMPM/ADC120_WCMPUM) is output with 1 PCLKB cycle delay depending on the ADCMPCR.CMPAB[1:0] settings.

Note:	The match and mismatch events are exclusive, so both events	ents are never output simultaneously.
-------	---	---------------------------------------

	Scanning performed once
ADST	A/D conversion Set
Analog input (channel x)	Waiting for conversion A/D conversion 1 Waiting for conversion A/D conversion A/D conversion 3 Waiting for conversion
Analog input	Waiting for conversion A/D conversion 2/ Waiting for conversion A/Waiting for conversion 4/Waiting for conversion
(channel y)	Stored
ADDRx (for channel x)	A/D conversion result 1 A/D conversion result 3
ADDRy	
(for channel y)	A/D conversion result 4/
MONCMPA	(Condition met)
MONCMPB	(Condition not met)
MONCOMB	
MONOCIMID	
Compare match event*1	
Compare mismatch event*2	<u> </u>
Interrupt of compare match with a window A^{3}	
Interrupt of compare match	
with a window B ^{*4}	
Event signal (to ELC)*5	ſſ
	a the selected sharped numbers by ADANICAO/d
te: x, and y (x < y) are	e the selected channel numbers by ADANSAU/1. M
te 2. ADC120_WCMPL	JM
te 3. ADC120_CMPAI	
te 4. ADC120_CMPBI	
te 5. ADC120_ADI	

- Note: Event output of compare function outputs match/mismatch from the comparison results of Window A and Window B, based on the ADCMPCR.CMPAB[1:0] settings.
- Note: The comparison result of Window A is the logical addition of the comparison results of the comparison target channels of Window A. The comparison results of Window A and Window B are updated by each A/D conversion, and are kept even when single scan ends. Set ADCMPCR.CMPAE and ADCMPCR.CMPBE to 0 to clear the comparison results to 0.

30.3.5.3 Restrictions on Compare Function

The following constraints apply for the compare function:

- The compare function cannot be used together with the self-diagnosis function or double-trigger mode. (The compare function is not available for ADRD, ADDBLDR, ADDBLDRA, and ADDBLDRB.)
- Specify single scan mode when using match/mismatch event outputs.
- When the temperature sensor output, internal reference voltage is selected for Window A, Window B operations are disabled.



- When the temperature sensor output, internal reference voltage is selected for Window B, Window A operations are disabled.
- Setting the same channel for Window A and Window B is prohibited.
- Set the reference voltage values so that the high-potential reference voltage value is equal to or larger than the low potential reference voltage value.

30.3.6 Analog Input Sampling and Scan Conversion Time

Scan conversion can be activated either by a software trigger, a synchronous trigger (ELC), or an asynchronous trigger (ADTRG0). After the start-of-scanning-delay time (t_D) has elapsed, processing for disconnection detection assistance, and processing of conversion for self-diagnosis all proceed, followed by processing for A/D conversion.

Figure 30.25 shows the scan conversion timing, in which scan conversion is activated by a software trigger or a synchronous trigger (ELC). Figure 30.26 shows the scan conversion timing, in which scan conversion is activated by an asynchronous trigger (ADTRG0). The scan conversion time (t_{SCAN}) includes the start-of-scanning-delay time (t_D) , disconnection detection assistance processing time $(t_{DIS})^{*1}$, self-diagnosis A/D conversion processing time $(t_{DIAG}$ and $t_{DSD})^{*2}$, A/D conversion processing time (t_{CONV}) , and end-of-scanning-delay time (t_{ED}) .

The A/D conversion processing time (t_{CONV}) consists of input sampling time (t_{SPL}) and time for conversion by successive approximation (t_{SAM}). The sampling time (t_{SPL}) is used to charge sample-and-hold circuits in the A/D converter. If there is not sufficient sampling time due to the high impedance of an analog input signal source, or if the A/D conversion clock (ADCLK) is slow, sampling time can be adjusted using the ADSSTRn register.

The time for conversion by successive approximation $(t_{\mbox{\scriptsize SAM}})$ is the following

- 31.5 ADCLK states with 12-bit accuracy and high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0) selected.
- 40.5 ADCLK states with 12-bit accuracy and Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADSAC = 0) selected.
- 21.5 ADCLK states with 12-bit accuracy and high-speed A/D conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADACSR.ADSAC = 1) selected.
- 27.5 ADCLK states with 12-bit accuracy and Low-power A/D conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADACSR.ADSAC = 1) selected.

Table 30.25 shows the time for conversion by successive approximation (t_{SAM}).

The scan conversion time (t_{SCAN}) in single scan mode for which the number of selected channels is n can be determined as follows:

 $t_{\text{SCAN}} = t_D + (t_{\text{DIS}} \times n) + t_{\text{DIAG}} + t_{\text{ED}} + (t_{\text{CONV}} \times n)^{*3}$

The scan conversion time for the first cycle in continuous scan mode is t_{SCAN} for single scan minus t_{ED} . The scan conversion time for the second and subsequent cycles in continuous scan mode is fixed in the following: ($t_{DIS} \times n$) + t_{DIAG} + t_{DSD} + ($t_{CONV} \times n$)^{*3}

Note 1. When disconnection detection assistance is not selected, $t_{DIS} = 0$.

Only when the temperature sensor or internal reference voltage is A/D-converted, the auto-discharge period of 15 ADCLK states is inserted.

- Note 2. When the self-diagnosis function is not used, $t_{DIAG} = 0$, $t_{DSD} = 0$.
- Note 3. When input sampling times (t_{SPL}) of all selected channels are the same, this element equals $t_{CONV} \times n$. If each channel has a different sampling time, this element equals that of t_{SPL} and t_{SAM} set to each selected channel.

Table 30.25 shows the times for conversion during scanning.



					Type/Conditions				
Item		Symbol		Synchronous trigger*5 Asynchronous trigger Software trigger			Unit		
Scan start delay time ^{*1} *2	A/D conversion on group A under group A priority control.	Group B is to be stopped (Group A is activated after group B is stopped by of an A/D conversion source from group A).	t _D		3 PCLKB + 6 ADCLK — — — 5 PCLKB + 3 ADCLK ^{*6}				
		Group B is not to be stopped (Activation by an A/D conversion source from group A).			2 PCLKB + 4 ADCLK	-			
	A/D conversion when self- diagnosis is enabled.	A/D conversion for self- diagnosis is to be started.			2 PCLKB + 4 ADCLK	4 PCLKB + 6 ADCLK	6 ADCLK		
	All other			2 PCLKB + 4 ADCLK	2 PCLKB + 4 ADCLK	4 ADCLK			
Disconnectior	detection assistance	processing time	t _{DIS}		Setting in ADNDIS[3:0] (ini	itial value = 0x00) × /	ADCLK ^{*3}	1	
Self- diagnosis	Sampling time ^{*4}	t _{DIAG}	t _{SPL}	Setting in ADSSTRn (n = 0 to 14, L, T, O) (initial value = 0x0D × ADCLK + 0.5 ADCLK			-		
conversion processing time ^{*1}	Time for conversion by successive approximation	12-bit conversion accuracy	-	^t sam	31.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0)40.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADSAC = 0)21.5 ADCLK at high-speed A/D conversion mode (ADACSR.ADASC = 0) and fast conversion mode (ADACSR.ADSAC = 1)27.5 ADCLK at Low-power A/D conversion mode (ADACSR.ADSAC = 1) and fast conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADCSR.ADSAC = 1)				
	Wait time between se end and analog char		t _{DED}	2 ADCLK 2 ADCLK					
	Wait time between la and self-diagnosis sa scan mode.		t _{DSD}						
A/D conversion processing time ^{*1}	Sampling time ^{*4}	t _{CONV}	t _{SPL}	Setting in ADSSTRn (n = 0 to 14, L, T, O) (initial value = 0x0D) × ADCLK + 0.5 ADCLK					
	Time for conversion by successive approximation	12-bit conversion accuracy		^t sam	31.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and normal conversion mode (ADACSR.ADSAC = 0) 40.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and normal conversion mode (ADACSR.ADSAC = 0) 21.5 ADCLK at high-speed A/D conversion mode (ADCSR.ADHSC = 0) and fast conversion mode (ADCSR.ADHSC = 1) 27.5 ADCLK at Low-power A/D conversion mode (ADCSR.ADHSC = 1) and fast conversion mode (ADACSR.ADSAC = 1)				
Scan end processing time ^{*1}		t _{ED}		1 PCLKB + 3 ADCLK 2 PCLKB + 3 ADCLK ^{*6}	1 PCLKB + 3 ADCLK 2 PCLKB + 3 ADCLK ^{*6}				

Table 30.25 Conversion times during scanning (in numbers of cycles of ADCLK and PCLKB)

Note 1. See Figure 30.25 and Figure 30.26 for an illustration of times t_D , t_{DIAG} , t_{CONV} , and t_{ED} .

Note 2. This is the maximum time required from software writing or trigger input to A/D conversion start. Note 3. The value is fixed to 0x0F (15 ADCLK) when the temperature sensor output or internal reference voltage is A/D- converted.

Note 4. The sampling time setting should satisfy the electrical characteristics. For the details, see section 41.4. ADC12 Characteristics.

Note 5. This does not include the time consumed in the path from timer output to trigger input.

Note 6. If ADCLK is faster than PCLKB (PCLKB to ADCLK frequency ratio = 1:2 or 1:4).











30.3.7 Usage Example of A/D Data Register Automatic Clearing Function

DIAG conversion

Setting the ADCER.ACE bit to 1 automatically clears the A/D data registers (ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR) to 0x0000 when the A/D data registers are read by the CPU or DTC.

A/D conversion A/D conversion

DIAG conversion

A/D conversion

This function enables detection of update failures of the A/D data registers (ADDRy, ADRD, ADDBLDR, ADDBLDRA, ADDBLDRB, ADTSDR, ADOCDR). This section describes examples in which the function to automatically clear the ADDRy register is enabled and disabled.

- If the ADCER.ACE bit is 0 (automatic clearing is disabled) and for some reason, if the A/D conversion result (0x0222) is not written to the ADDRy register, the ADDRy value retains the old data (0x0111). In addition, if this ADDRy value is read into a general-purpose register using an A/D scan end interrupt, the old data (0x0111) can be saved in the general-purpose register. When checking whether there is an update failure, it is necessary to frequently save the old data in SRAM or in a general-purpose register.
- If the ADCER.ACE bit is 1 (automatic clearing is enabled), when ADDRy = 0x0111 is read by the CPU or DTC, ADDRy is automatically set to 0x0000. Next, if the A/D conversion result of 0x0222 cannot be transferred to ADDRy

A/D converter

Waiting



for some reason, the cleared data (0x0000) remains as the ADDRy value. If this ADDRy value is read into a generalpurpose register using an A/D scan end interrupt, 0x0000 is saved in the general-purpose register. Occurrence of an ADDRy update failure can be determined by checking that the read data value is 0x0000.

30.3.8 A/D-Converted Value Addition/Average Mode

A/D-converted value addition/average mode can be used when A/D conversion of the analog input of the selected channels, the temperature sensor output, the internal reference voltage, or the CTSU TSCAP voltage is selected.

In A/D-converted value addition mode, the same channel is A/D-converted 1, 2, 3, 4, or 16 consecutive times, and the sum of the converted values is stored in the data register. In A/D-converted value average mode, the same channel is A/D-converted 1, 2, or 4 consecutive times, and the mean of the converted values is stored in the data register. The use of the average of these results can improve the accuracy of A/D conversion, depending on the types of noise components that are present. This function, however, cannot always guarantee an improvement in A/D conversion accuracy.

The A/D-converted value addition/average function can be used when A/D conversion of the analog inputs of the selected channels or A/D conversion of the temperature sensor output or A/D conversion of the internal reference voltage is selected. The A/D-converted value addition/average function can also be used for channels for which the double-trigger function is selected.

The addition function for self-diagnosis is not provided.

30.3.9 Disconnection Detection Assist Function

The ADC12 incorporates a function to fix the charge for sampling capacitance to the specified state VREFH0 or VREFL0 before the start of A/D conversion. This function enables disconnection detection in wiring of analog inputs.

Figure 30.27 shows the A/D conversion operation when the disconnection detection assist function is used. Figure 30.28 shows an example of disconnection detection when precharge is selected. Figure 30.29 shows an example of disconnection detection when discharge is selected.








Figure 30.28 Example of disconnection detection when precharge is selected





Figure 30.29 Example of disconnection detection when discharge is selected

30.3.10 Starting A/D Conversion with an Asynchronous Trigger

A/D conversion can be started by the input of an asynchronous trigger. To start A/D conversion by an asynchronous trigger, set the pin function in the PmnPFS register, set the A/D Conversion Start Trigger Select bits (ADSTRGR.TRSA[5:0]) to 0x00, then input a high-level signal to the asynchronous trigger (ADTRG0 pin). Finally, set both the ADCSR.TRGE and ADCSR.EXTRG bits to 1. Figure 30.30 shows timing of the asynchronous trigger input.

An asynchronous trigger cannot be selected in the A/D conversion start trigger for group B used in group scan mode. For details on setting the pin function, see section 17, I/O Ports.







30.3.11 Starting A/D Conversion with a Synchronous Trigger from a Peripheral Module

A/D conversion can be started by a synchronous trigger (ELC). To do this, set the ADCSR.TRGE bit to 1 and the ADCSR.EXTRG bit to 0, and select the relevant sources in the ADSTRGR.TRSA[5:0] bits and ADSTRGR.TRSB[5:0] bits.

30.4 Interrupt Sources and DTC Transfer Requests

30.4.1 Interrupt Requests

The ADC12 can send scan end interrupt requests ADC120_ADI and ADC120_GBADI to the CPU. The ADC12 also generates the ADC120_CMPAI/ADC120_CMPBI interrupt for the CPU in response to matches with a condition for comparison.

An ADC120_ADI interrupt is always generated. An ADC120_GBADI interrupt can be generated by setting the ADCSR.GBADIE bit to 1. Similarly, ADC120_CMPAI and ADC120_CMPBI interrupts can be generated by setting the ADCMPCR.CMPAIE and ADCMPCR.CMPBIE bit to 1.

In addition, the DTC can be started when an ADC120_ADI or an ADC120_GBADI interrupt is generated. Using an ADC120_ADI or ADC120_GBADI interrupt to activate the DTC to read the converted data enables continuous conversion without a burden on software.

Table 30.26 describes the interrupt sources and ELC events available for the ADC12.

Operation Compare		Interrupt request or ELC	errupt request	c activation	C event request		
Scan mode	mode	Window A/B	event	Inte	DTC	ELC	Function
Single scan mode	Deselected	Deselected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of single scan
		Selected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of single scan
			ADC120_CMPAI	1	—	-	ADC120_CMPAI generated on a match comparison condition of Window A
			ADC120_CMPBI	1	_	_	ADC120_CMPBI generated on a match comparison condition of Window B
			ADC120_WCMPM	-	1	1	ADC120_WCMPM generated on a match condition of the Window A/B compare function
			ADC120_WCMPUM	-	1	1	ADC120_WCMPUM generated on a mismatch condition of the Window A/B compare function
	Selected	Deselected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of scans in the even numbered times
Continuous scan mode	Deselected	Deselected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of scan of all selected channels
		Selected	ADC120_CMPAI	1	_	_	ADC120_CMPAI generated on a match comparison condition of Window A
			ADC120_CMPBI	1	—	-	ADC120_CMPBI generated on a match comparison condition of Window B

Table 30.26 The interrupt source and ELC event of ADC12 (1 of 2)



Operation Scan mode Scan mode Compare function Window A/B		Interrupt request or ELC	Interrupt request	DTC activation	ELC event request	Function	
Group scan mode	Deselected	Deselected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of group A scan
			ADC120_GBADI	1	1	_	ADC120_GBADI dedicated to group B generated at the end of group B scan
		Selected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of group A scan
			ADC120_GBADI	1	1	_	ADC120_GBADI dedicated to group B generated at the end of group B scan
			ADC120_CMPAI	1	_	_	ADC120_CMPAI generated on a match comparison condition of Window A
			ADC120_CMPBI	1	_	-	ADC120_CMPBI generated on a match comparison condition of Window B
	Selected	Deselected	ADC120_ADI	1	1	1	ADC120_ADI generated at the end of group A scans in the even- numbered times
			ADC120_GBADI	1	1	_	ADC120_GBADI dedicated to group B generated at the end of group B scan

Table 30.26 The interrupt source and ELC event of ADC12 (2 of 2)

Note: 🗸 available

—: unavailable

For details on DTC settings, see section 15, Data Transfer Controller (DTC).

30.5 Event Link Function

30.5.1 Event Output to the ELC

The ELC uses the ADC120_ADI interrupt request signal as an event signal ADC120_ADI, enabling link operation for the preset module. The ADC120_GBADI interrupt and ADC120_CMPAI/ADC120_CMPBI interrupts cannot be used as an event signal. For details, see Table 30.26.

An event signal can be output regardless of the settings of the corresponding interrupt request enable bits. For the scan end event(ADC120_ADI), a high-level pulse for one PCLKB cycle is output at the same output timing as the interrupt output (ADC120_ADI) shown in Table 30.26. For a compare match (ADC120_WCMPM) and mismatch event

(ADC120_WCMPUM) to the ELC, a high-level pulse for one PCLKB cycle is output at the timing delayed by one cycle (PCLKB) from the interrupt output (ADC120_ADI) shown in Table 30.26.

To use compare match (ADC120_WCMPM) or mismatch event (ADC120_WCMPUM) to the ELC, specify single-scan mode.

30.5.2 ADC12 Operation through an Event from the ELC

The ADC12 can start A/D conversion by the preset event specified in the ELSRn settings for the ELC as follows:

- Select the ELC_AD00 signal in the ELC.ELSR8 register
- Select the ELC_AD01 signal in the ELC.ELSR9 register

If an ELC event occurs during A/D conversion, the event is disabled.



30.6 Selecting Reference Voltage

The ADC12 can select VREFH0, AVCC0, or internal reference voltage as the high-potential reference voltage and can select VREFL0 or AVSS0 as the low-potential reference voltage. Set these reference voltages before starting A/D conversion. For details on the settings, see section 30.2.38. ADHVREFCNT : A/D High-Potential/Low-Potential Reference Voltage Control Register.

30.7 A/D Conversion Procedure When Selecting Internal Reference Voltage as High-Potential Reference Voltage

The following sequence describes the A/D conversion procedure after selecting the internal reference voltage as the highpotential reference voltage. In this case, A/D conversion is possible for channels of analog input, and CTSU TSCAP voltage, however A/D conversion of the internal reference voltage and the temperature sensor output is prohibited.

- 1. Set ADHVREFCNT.HVSEL[1:0] to 11b to discharge the high-potential reference voltage path in the ADC12.
- 2. Wait for a 1 μ s discharge period in the software.
- 3. Set ADHVREFCNT.HVSEL[1:0] to 10b to select internal reference voltage as the high-potential reference voltage.*1
- 4. Wait until the internal reference voltage is stabilized (for 5 μ s) in the software, then perform A/D conversion.
- Note 1. The ADC12 has a protection function that disables selection of internal reference voltage
 - (ADHVREFCNT.HVSEL[1:0] = 10b) without discharge (ADHVREFCNT.HVSEL[1:0] = 11b) from the selection of VREFH0 (ADHVREFCNT.HVSEL[1:0] = 01b) or AVCC0 (ADHVREFCNT.HVSEL[1:0] = 00b). If the internal reference voltage is selected without discharge, discharge is forcibly set. Select the internal reference voltage again 1 µs later.

Figure 30.31 shows a waveform chart for the procedure to select internal reference voltage as the high-potential reference voltage.





30.8 Usage Notes

30.8.1 Constraints on Setting the Registers

Set each register while the ADCSR.ADST bit is 0.

30.8.2 Constraints on Reading the Data Registers

The following registers must be read in halfword units:

- A/D Data Registers
- A/D Data Duplexing Register
- A/D Data Duplexing Register A
- A/D Data Duplexing Register B



- A/D Temperature Sensor Data Register
- A/D Internal Reference Voltage Register
- A/D CTSU TSCAP Voltage Data Register
- A/D Self-Diagnosis Data Register

If a register is read twice in byte units, that is, the upper byte and lower byte are read separately, the A/D-converted value read initially might disagree with the A/D-converted value read subsequently. To prevent this, never read the data registers in byte units.

30.8.3 Constraints on Stopping A/D Conversion

(1) A/D Conversion Stop Procedure

To stop A/D conversion when an asynchronous trigger or a synchronous trigger is selected as the condition for starting A/D conversion, follow the procedure shown in Figure 30.32.





Figure 30.32 Procedures for clearing the ADCSR.ADST bit by software

To specify the following settings after performing the clear operation by software, provide a wait period for at least two ADCLK cycles.

- Enabling scan end interrupts
- Enabling scan end events for the event link controller
- Starting A/D conversion by software
- Enabling trigger input



(2) Notes on Modes and Status Bits

If necessary, individually initialize or set again the voltage status for self-diagnosis, the judgment of the even number or odd number specified for double-trigger mode, and the monitor flags of the compare function.

- To set again the voltage status for self-diagnosis, set the ADCER.DIAGLD bit to 1 and then set a desired value in the ADCER.DIAGVAL[1:0] bits.
- If the setting of the ADCSR.DBLE bit is changed from 0 to 1, the double-trigger mode operation starts from the first scanning.
- To initialize the monitor flags of the compare function (MONCMPA, MONCMPB, and MONCOMB), set the ADCMPCR.CMPAE and ADCMPCR.CMPBE bits to 0.

30.8.4 A/D Conversion Restart and Termination Timing

A maximum of 6 ADCLK cycles is required for the idle analog unit of the ADC12 to restart on setting the ADCSR.ADST bit to 1. A maximum of 3 ADCLK cycles is required for the operating analog unit of the ADC12 to terminate on setting the ADCSR.ADST bit to 0.

30.8.5 Constraints on Scan End Interrupt Handling

When scanning the same analog input twice using any trigger, the first A/D-converted data is overwritten with the second A/D-converted data. This occurs when the CPU does not complete the reading of the A/D-converted data by the time the A/D conversion of the first analog input for the second scan ends after the first scan end interrupt is generated.

30.8.6 Settings for the Module-Stop Function

The Module Stop Control Register can enable or disable ADC12 operation. The ADC12 is initially stopped after a reset. The registers become accessible on release from the module-stop state. After release from the module-stop state, wait for at least 1 μ s before starting A/D conversion. For details, see section 10, Low Power Modes.

30.8.7 Notes on Entering the Low-Power States

Before entering the module-stop state or Software Standby mode, be sure to stop A/D conversion. Set the ADCSR.ADST bit in ADCSR to 0 and secure certain period until the analog unit of the ADC12 stops. Follow the procedure shown in Figure 30.32 to clear the ADCSR.ADST bit with software. Then, wait for 3 clock cycles of ADCLK before entering the module-stop state or Software Standby mode.

30.8.8 Error in Absolute Accuracy When Disconnection Detection Assistance Is in Use

Using disconnection detection assistance leads to an error in absolute accuracy of the ADC12. This error arises because an erroneous voltage is input to the analog input pins due to the resistive voltage division between the pull-up or pull- down resistor (Rp) and the resistance of the signal source (Rs). This error in absolute accuracy is calculated from the following formula:

Maximum error in absolute accuracy (LSB) = $(2^{\text{Resolution}} - 1) \times \text{Rs}/(\text{Rs} + \text{Rp})$

Only use disconnection detection assistance after thorough evaluation.

30.8.9 ADHSC Bit Rewriting Procedure

Before changing the A/D Conversion Select bit (ADCSR.ADHSC) from 0 to 1 or from 1 to 0, the ADC12 must be in the standby state. Use the following procedure to modify the ADCSR.ADHSC bit. After the Sleep bit (ADHVREFCNT.ADSLP) is set to 0, wait for at least 1 µs then start the A/D conversion.

- 1. Set the Sleep bit (ADHVREFCNT.ADSLP) to 1.
- 2. Wait for at least 0.2 μ s, then modify the A/D Conversion Select bit (ADCSR.ADHSC).
- 3. Wait for at least 4.8 μ s, then set the Sleep bit (ADHVREFCNT.ADSLP) to 0.
- Note: Do not set the Sleep bit (ADHVREFCNT.ADSLP) to 1 except when modifying the A/D Conversion Select bit (ADCSR.ADHSC).



Note: Do not reset the Sleep bit when the A/D Conversion Select bit (ADCSR.ADHSC) is 1. After this bit is set to 0 or the operating mode transitions to the module-stop mode, reset the Sleep bit using the ADCSR.ADHSC bit rewriting procedure.

30.8.10 Constraints on Operating Modes and Status Bits

Initialize or set again individually, if necessary, the voltage values in self-diagnosis, the value of the first scan or second scan in double trigger mode, the data buffer pointer, and status monitor in the compare function.

- Select the voltage values in self-diagnosis (ADCER.DIAGVAL[1:0]) after setting ADCER.DIAGLD to 1.
- Double-trigger mode operates as the first scan after setting ADCSR.DBLE from 0 to 1.
- The status monitor bits (MONCMPA, MONCMPB, MONCOMB) in the compare function are initialized after setting ADCMPCR.CMPAE and ADCMPCR.CMPBE to 0.

30.8.11 Notes on Board Design

The board should be designed so that digital circuits and analog circuits are separated from each other as far as possible. In addition, digital circuit signal lines and analog circuit signal lines should not intersect or be placed near each other. If these rules are not followed, noise can occur on analog signals and A/D conversion accuracy is affected. The analog input pins, CTSU TSCAP pin, reference power supply pin (VREFH0), reference ground pin (VREFL0), and analog power supply (AVCC0) should be separated from digital circuits using the analog ground (AVSS0). The analog ground (AVSS0) should be connected to a stable digital ground (VSS) on the board (single-point ground plane connection).

30.8.12 Constraints on Noise Prevention

To prevent the analog input pins from being destroyed by abnormal voltage such as excessive surge, insert a capacitor between AVCC0 and AVSS0 and between VREFH0 and VREFL0. Additionally, connect a protection circuit to protect the analog input pins as shown in Figure 30.33.





30.8.13 Port Settings When Using the ADC12 Input

When using the high-precision channels, do not use PORT0 as general I/O and CTSU input pins. Renesas recommends that you do not use the digital output that is also used as the AD analog input if normal-precision channel is used. If the digital output that is also used as the AD analog input is ginals, perform A/D conversion several times, eliminate the maximum and minimum values, and obtain the average of the other results.

30.8.14 Notes on Canceling Software Standby Mode

After software standby mode is canceled, wait at least 1 µs after the stabilization time for the oscillator elapses and before starting A/D conversion. For details, see section 10, Low Power Modes



31. 12-Bit D/A Converter (DAC12)

31.1 Overview

The MCU provides a 12-bit D/A Converter (DAC12) with an output amplifier. Table 31.1 lists the DAC12 specifications, Figure 31.1 shows a block diagram, and Table 31.2 lists the I/O pins.

Table 31.1DAC12 specifications

Parameter	Specifications
Resolution	12 bits
Output channels	1 channel
Interference reduction between analog modules	 Methods provided to minimize interference between D/A and A/D conversion: D/A converted data update timing is controlled by the synchronous D/A conversion enable input signal from the ADC12 Degradation of A/D conversion accuracy caused by interference is reduced by controlling the DAC12 inrush current generation timing with the enable signal.
Module-stop function	Module-stop state can be set to reduce power consumption
Event link function (input)	The DA0 conversion can be started on input of an event signal



Figure 31.1 DAC12 block diagram

Table 31.2 lists the pin configuration of the DAC12.

Table 31.2 DAC12 I/O pins

Pin name	I/O	Function
AVCC0	Input	 Analog power and analog reference top voltage supply pin for ADC12 and DAC12. Connect to VCC when these modules are not used.
AVSS0	Input	 Analog ground and analog reference ground supply pin for ADC12 and DAC12. Connect to VSS when these modules are not used.
DA0	Output	Channel 0 output pin for the analog signals processed by the DAC12



31.2 Register Descriptions

31.2.1 DADR0 : D/A Data Register 0



DADR0 register is 16-bit read/write registers that store data for D/A conversion. When an analog output is enabled, the values in DADR0 are converted and output to the analog output pins.

12-bit data can be formatted as left- or right-justified in the DADPR.DPSEL bit setting. In right-justified format (DADPR.DPSEL = 0), the lower 12 bits, [11:0], are valid. In left-justified format (DADPR.DPSEL = 1), the upper 12 bits, [15:4], are valid.

31.2.2 DACR : D/A Control Register

Base address: DAC12 = 0x4005_E000 Offset address: 0x04



Bit	Symbol	Function	R/W
4:0	—	These bits are read as 1. The write value should be 1.	R/W
5	—	This bit is read as 0. The write value should be 0.	R/W
6	DAOE0	D/A Output Enable 0 0: Disable analog output of channel 0 (DA0) 1: Enable D/A conversion of channel 0 (DA0)	R/W
7	_	This bit is read as 0. The write value should be 0.	R/W

Only set this register while the ADC12 is halted when the DAADSCR.DAADST bit is 1 (interference reduction between D/A and A/D conversion is enabled). Only set DACR while the ADCSR.ADST bit is 0 and after selecting the software trigger, for the ADC12 trigger to securely stop the ADC12.

DAOE0 bit (D/A Output Enable 0)

The DAOE0 bit enables D/A conversion and analog output. When interference reduction between D/A and A/D conversions is enabled (DAADSCR.DAADST = 1), only set the DAOE0 bit while the ADC12 is halted (ADCSR.ADST = 0) and software trigger is selected as the ADC12 trigger.

The event link function can be used to set the DAOE0 bit to 1. The DAOE0 bit becomes 1 when the event specified in the ELSR12 register for the ELC_DA0 event occurs.



31.2.3 DADPR : DADR0 Format Select Register

Base address:	DAC12 = 0x4005_E000				
Offset address:	0x05				
Bit position:	7	6	5		



Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W
7	DPSEL	DADR0 Format Select	R/W
		0: Right-justified format 1: Left-justified format	

31.2.4 DAADSCR : D/A A/D Synchronous Start Control Register

Base address: DAC12 = 0x4005_E000

Offset address: 0x06

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	DAAD ST	_	_	_	_	_	_		
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
6:0	—	These bits are read as 0. The write value should be 0.	R/W
7	DAADST	 D/A A/D Synchronous Conversion 0: Do not synchronize DAC12 with ADC12 operation (disable interference reduction between D/A and A/D conversion). 1: Synchronize DAC12 with ADC12 operation (enable interference reduction between D/A and A/D conversion). 	R/W

To minimize interference between D/A and A/D conversion, the DAADSCR register enables synchronization of the start timing of D/A conversion with the ADC12 synchronous D/A conversion enable input signal.

Only set this register while the ADC12 is halted, that is, while the ADCSR.ADST bit is 0 after selecting the software trigger as the ADC12 trigger.

DAADST bit (D/A A/D Synchronous Conversion)

Setting the DAADST bit to 0 allows the DADR0 register value to be converted into analog data at any time. Setting the DAADST bit to 1 allows synchronization of D/A conversion with the synchronous D/A conversion enable input signal from the ADC12. With this bit set, D/A conversion does not start until the ADC12 completes A/D conversion, even when the DADR0 register is changed.

Set this bit while the ADCSR.ADST bit is set to 0. Then, select the software trigger for the ADC12 trigger to securely stop the ADC12.

The event link function cannot be used when the DAADST bit is set to 1. Stop the event link function by setting the ELSR12 register of the ELC.



31.2.5 DAVREFCR : D/A VREF Control Register

Bit position:	7	6	5	4	
Offset address:	0x07				
Base address:	DAC12 = 0x4005_E000				

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	_	_	_	_	_	_	_	REF	
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
0	REF	D/A Reference Voltage Select	R/W
		0: No reference voltage selected. 1: AVCC0/AVSS0 selected.	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

The D/A VREF Control Register (DAVREFCR) selects the reference voltage of the DAC12.

REF bit (D/A Reference Voltage Select)

The REF bit selects the reference voltage of DAC12. When changing the value of this bit, write 0 to it in advance. Do not rewrite this register during A/D conversion. If this register is rewritten, the accuracy of A/D conversion is not guaranteed.

31.3 Operation

The DAC12 includes D/A conversion circuits for one channel. When the DAOEn bit (n = 0) in DACR is set to 1, DAC12 is enabled and the conversion result is output.

This following example shows D/A conversion on channel 0. Figure 31.2 shows the timing of this operation.

To process D/A conversion on channel 0:

- 1. Set the data for D/A conversion in the DADR0 register and the data format in the DADPR.DPSEL bit.
- Set the DACR.DAOE0 bit to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0
 after the conversion time t_{DCONV} elapses. The conversion result continues to be output until DADR0 is written to again
 or the DAOE0 bit is set to 0. The output value (reference) is expressed by the following formula:

$$\frac{\text{Setting in DADR0}}{4096} \times \text{AVCC0}$$

3. To start conversion again, write another value to DADR0. The conversion result is output after the conversion time t_{DCONV} elapses.

When the DAADSCR.DAADST bit is 1 (interference reduction between D/A and A/D conversion is enabled), a maximum of one A/D conversion time is required for D/A conversion to start. When ADCLK is faster than the peripheral clock, a longer time might be required.

4. To disable analog output, set the DAOE0 bit to 0.





31.3.1 Reducing Interference between D/A and A/D Conversion

When D/A conversion starts, the DAC12 generates inrush current. Because the DAC12 and ADC12 share the same analog power supply, the generated inrush current can interfere with ADC12 operation.

While the DAADSCR.DAADST bit is 1, D/A conversion does not start immediately on updating the DADR0 register. Instead:

- If the DADR0 register data is modified while the ADC12 is halted, D/A conversion starts in 1 PCLKB cycle.
- If the DADR0 register data is modified while the ADC12 is performing a 12-bit A/D conversion, D/A conversion starts on A/D conversion completion. Therefore, it takes up to one A/D conversion time period for the DADR0 register data update to be reflected as the D/A conversion circuit output. Until the D/A conversion completes, the DADR0 register value does not correspond to the analog output value.

When the DAADSCR.DAADST bit is 1, it is not possible to check through software whether the DADR0 register value was D/A-converted.

The following sequence provides an example of D/A conversion, in which the DAC12 is synchronized with the ADC12. Figure 31.3 shows the timing of this operation.

To perform D/A conversion in synchronization with the ADC12:

- 1. Confirm that the ADC12 is halted and set the DAADSCR.DAADST bit to 1.
- 2. Confirm that the ADC12 is halted and set the DACR.DAOE0 bit to 1.
- 3. Set the DADR0 register. If ADCLK is faster than the peripheral clock, D/A conversion might be delayed for longer than one A/D conversion time.
 - If the ADC12 is halted (ADCSR.ADST = 0) when the DADR0 register is modified, D/A conversion starts in 1 PCLKB cycle.
 - If the 12-bit A/D conversion is in progress (ADCSR.ADST = 1) when the DADR0 register is modified, D/A conversion starts on A/D conversion completion. If the DADR0 register is modified twice during A/D conversion, the first update might not be converted.





When ADCLK is faster than PCLKB the DAC12 might not be able to canture the synchronous D/A

When ADCLK is faster than PCLKB, the DAC12 might not be able to capture the synchronous D/A conversion enable input signal from the ADC12 during the 1 ADCLK cycle that is output between A/D conversion 1 and A/D conversion 2, as shown in Figure 31.4. In this case, post-D/A conversion value A is continuously output as the DA0 signal.



from the ADC12



31.4 Event Link Operation Setting Procedure

This section describes the procedures used in event link operation.

31.4.1 DA0 Event Link Operation Setting Procedure

To set up DA0 event link operation:

- 1. Set the DADPR.DPSEL bit and the data for D/A conversion in the DADR0 register.
- 2. Set the ELC_DA0 event signal to be linked to each peripheral module in the ELSR12 register.
- 3. Set the ELCR.ELCON bit to 1. This enables event link operation for all modules with the event link function selected.
- 4. Set the event output source module to activate the event link. After the event is output from the module, the DACR.DAOE0 bit becomes 1, and D/A conversion starts on channel 0.
- 5. Set the ELSR12 register to 0x0000 to stop event link operation of DAC12 channel 0. All event link operation is stopped when the ELCR.ELCON bit is set to 0.

31.5 Usage Notes on Event Link Operation

- When the event specified for the ELC_DA0 event signal is generated while a write to the DACR.DAOE0 bit is performed, the write cycle is stopped, and the generated event takes precedence in setting the bit to 1.
- Use of the event link function is prohibited when the DAADSCR.DAADST bit is set to 1 to reduce interference between D/A and A/D conversions.

31.6 Usage Notes

31.6.1 Settings for the Module-Stop Function

DAC12 operation can be disabled or enabled using the Module Stop Control Register. The DAC12 is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.

31.6.2 DAC12 Operation in the Module-Stop State

When the MCU enters the module-stop state with D/A conversion enabled, the D/A outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current must be reduced in the module-stop state, disable D/A conversion by setting the DACR.DAOE0 bit to 0.

31.6.3 DAC12 Operation in Software Standby Mode

When the MCU enters Software Standby mode with D/A conversion enabled, the D/A outputs are retained, and the analog power supply current is the same as during D/A conversion. If the analog power supply current must be reduced in Software Standby mode, disable D/A conversion by setting the DACR.DAOE0 bit to 0.

31.6.4 Constraint on Usage When Interference Reduction between D/A and A/D Conversion Is Enabled

When the DAADSCR.DAADST bit is 1, enabling interference reduction between D/A and A/D conversion, do not place the ADC12 in the module-stop state. Doing so can halt D/A conversion in addition to A/D conversion.



32. Temperature Sensor (TSN)

32.1 Overview

The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.

Table 32.1 lists the TSN specifications, and Figure 32.1 shows a block diagram.

Table 32.1 TSN specifications

Item	Description			
Temperature sensor voltage output	Temperature sensor outputs a voltage to the 12-bit A/D converter			



Figure 32.1 TSN block diagram

32.2 Register Descriptions

32.2.1 TSCDR : Temperature Sensor Calibration Data Register

Base address:	FLCN =	0x407E	_C000													
Offset Address:	0x0228															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								TSCD	R[15:0]							

Value after reset:

Chip-specific value

Bit	Symbol	Function	R/W
15:0	TSCDR[15:0]	Temperature Sensor Calibration Data Chip-specific value	R

The TSCDR register stores temperature sensor calibration data measured for each chip at factory shipment.

Temperature sensor calibration data is the output voltage of the temperature sensor under the conditions $Tj = 125^{\circ}C$ and AVCC0 = 3.3 V converted to a digital value by the 12-bit A/D converter.

Temperature sensor calibration data is stored in the lower 12 bits of the TSCDR register.

32.3 Using the Temperature Sensor

The temperature sensor outputs a voltage that varies with the temperature. This voltage is converted to a digital value by the 12-bit A/D converter. To obtain the die temperature, convert this value into the temperature.

32.3.1 Preparation for Using the Temperature Sensor

The ambient temperature (T) is proportional to the temperature sensor voltage output (Vs), so ambient temperature is calculated with the following formula:

T = (Vs - V1) / slope + T1

- T: Ambient temperature of MCU as calculation result (°C)
- Vs: Voltage output by the temperature sensor on temperature measurement (V)
- T1: Temperature experimentally measured at one point (°C)
- V1: Voltage output by the temperature sensor on measurement of T1 (V)
- T2: Temperature experimentally measured at a second point (°C)
- V2: Voltage output by the temperature sensor on measurement of T2 (V)
- Slope: Temperature gradient of the temperature sensor $(V / ^{\circ}C)$, slope = (V2 V1) / (T2 T1)

Characteristics vary between sensors, so Renesas recommends measuring two different sample temperatures as follows:

- 1. Use the 12-bit A/D converter to measure the voltage V1 output by the temperature sensor at temperature T1.
- 2. Again use the 12-bit A/D converter to measure the voltage V2 output by the temperature sensor at a different temperature T2.
- 3. Obtain the temperature gradient (slope = (V2 V1) / (T2 T1)) from these results.
- 4. Subsequently, obtain temperatures by substituting the slope into the formula for the temperature characteristic (T = (Vs V1) / slope + T1).

If you are using the temperature gradient given in section 41, Electrical Characteristics, use the A/D converter to measure the voltage V1 output by the temperature sensor at temperature T1, then calculate the temperature characteristic using the following formula:

T = (Vs - V1) / slope + T1

Note: This method produces less accurate temperatures than measurement at two points.

In this MCU, the TSCDR register stores the temperature value (CAL125) of the temperature sensor measured under the condition Ta = Tj = 125°C and AVCC0 = 3.3 V. If you use this value as the sample measurement result at the first point, you can omit the preparation before using the temperature sensor.

CAL125 = TSCDR register value

V1 is calculated from CAL125:

 $V1 = 3.3 \times CAL125 / 4096 [V]$ (In case of 12 bit accuracy)

Using this value, the measured temperature can be calculated according to the following formula:

 $T = (Vs - V1) / slope + 125 [^{\circ}C]$

- T: Ambient temperature of MCU as calculation result (°C)
- Vs: Voltage output by the temperature sensor when the temperature is measured (V)
- V1: Voltage output by the temperature sensor when $Ta = Tj = 125^{\circ}C$ and AVCC0 = 3.3 V (V)
- Slope: Temperature gradient of the temperature sensor^{*1} / 1000 (V/°C)

Note 1. See section 41, Electrical Characteristics

Figure 32.2 shows the error in the measured temperature. The variation range is 3σ .

Regarding the characteristics of the 12-bit A/D converter, the typical values are used. See section 41.4. ADC12 Characteristics.





32.3.2 Procedures for Using the Temperature Sensor

For details, see section 30, 12-Bit A/D Converter (ADC12).



33. Low Power Analog Comparator (ACMPLP)

33.1 Overview

The Low-Power Analog Comparator (ACMPLP) compares a reference input voltage with an analog input voltage. Comparator channels ACMPLP0 and ACMPLP1 are independent of each other.

The comparison result of the reference input voltage and analog input voltage can be read by software. The comparison result can also be output externally. The reference input voltage can be selected from either an input to the CMPREFi (i = 0, 1) pin or from the internal reference voltage (Vref) generated internally in the MCU.

The ACMPLP response speed can be set before starting an operation. Setting high-speed mode decreases the response delay time, but increases current consumption. Setting low-speed mode increases the response delay time, but decreases current consumption.

Table 33.1 lists the features of the ACMPLP, Figure 33.1 shows a block diagram of the ACMPLP when the window function is disabled, and Figure 33.2 shows a block diagram of the ACMPLP when the window function is enabled. Table 33.2 lists the I/O pins of the ACMPLP.

Item	Description
Number of channels	2 channels: ACMPLP0 and ACMPLP1
Analog input voltage	Input from CMPINi (i = 0, 1) pin
Reference voltage	 Internal reference voltage (Vref) Input from CMPREFi (i = 0, 1) pin
Comparator output	 Comparison result Generation of ELC event output Monitor output from register
Interrupt request signal	 Interrupt request generated on valid edge detection from comparison result Selectable to rising edge, falling edge, or both edges
Selectable functions	 Noise filter function: Selectable to one of three sampling frequencies. Not using the filter function is selectable Window function: Selectable to use or not use the window function Response speed: Selectable to High-speed mode or Low-speed mode

Table 33.1 ACMPLP features











Table 33.2 Comparator pin configuration

Comparator	Reference voltage input pin	Analog voltage input pin	Output pin
ACMPLP0	CMPREF0	CMPIN0	VCOUT ^{*1}
ACMPLP1	CMPREF1	CMPIN1	

Note 1. ACMPLP0 and ACMPLP1 compare outputs are bundled on the VCOUT pin.

33.2 Register Descriptions

33.2.1 COMPMDR : ACMPLP Mode Setting Register

Base address: ACMPLP = 0x4008_5E00

Offset address: 0x00

Bit position:	7	6	5	4	3	2	1	0
Bit field:	C1MO N	C1VR F	C1WD E	C1EN B	C0MO N	C0VR F	C0WD E	C0EN B
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	COENB	ACMPLP0 Operation Enable 0: Disable comparator channel ACMPLP0 1: Enable comparator channel ACMPLP0	R/W
1	COWDE	ACMPLP0 Window Function Mode Enable ^{*1 *2} 0: Disable window function for ACMPLP0 1: Enable window function for ACMPLP0	R/W
2	C0VRF	 ACMPLP0 Reference Voltage Selection 0: Select CMPREF0 input as ACMPLP0 reference voltage. 1: Select internal reference voltage (Vref) as ACMPLP0 reference voltage.^{*4} 	R/W
3	COMON	 ACMPLP0 Monitor Flag^{*3} When the window function is disabled: 0: CMPIN0 < CMPREF0, CMPIN0 < internal reference voltage, or ACMPLP0 operation disabled. 1: CMPIN0 > CMPREF0, or CMPIN0 > internal reference voltage. When the window function is enabled: 0: CMPIN0 < VRFL, CMPIN0 > VRFH, or ACMPLP0 operation disabled. 1: VRFL < CMPIN0 < VRFH. 	R
4	C1ENB	ACMPLP1 Operation Enable 0: Disable ACMPLP1 operation 1: Enable ACMPLP1 operation	R/W
5	C1WDE	ACMPLP1 Window Function Mode Enable ^{*1 *2} 0: Disable ACMPLP1 window function mode 1: Enable ACMPLP1 window function mode	R/W
6	C1VRF	 ACMPLP1 Reference Voltage Selection 0: Select CMPREF1 input as ACMPLP1 reference voltage. 1: Select internal reference voltage (Vref) as ACMPLP1 reference voltage.^{*4} 	R/W
7	C1MON	 ACMPLP1 Monitor Flag^{*3} When the window function is disabled: 0: CMPIN1 < CMPREF1, CMPIN1 < internal reference voltage, or ACMPLP1 operation disabled. 1: CMPIN1 > CMPREF1, or CMPIN1 > internal reference voltage. When the window function is enabled: 0: CMPIN1 < VRFL, CMPIN1 > VRFH, or ACMPLP operation disabled. 1: VRFL < CMPIN1 < VRFH. 	R

Note 1. Window function mode cannot be set when Low-speed mode is selected (the SPDMD bit in the COMPOCR register is 0).

Note 2. In window function mode, the reference voltage in the comparator is selected regardless of the setting of this bit.

Note 3. The initial value is 0 immediately after a reset is released. However, the value is undefined when C0ENB is set to 0 and C1ENB is set to 0 after operation of the comparator is enabled once.



Note 4. The internal reference voltage (Vref) can be selected as ACMPLP reference voltage only when 2.90 V ≤ VCC ≤ 5.50 V.

33.2.2 COMPFIR : ACMPLP Filter Control Register

Base address: ACMPLP = 0x4008_5E00

Offset address: 0x01



Bit	Symbol	Function	R/W
1:0	C0FCK[1:0]	ACMPLP0 Filter Select ^{*1} 0 0: No Sampling (bypass) 0 1: Sampling at PCLKB 1 0: Sampling at PCLKB/8 1 1: Sampling at PCLKB/32	R/W
2	COEPO	 ACMPLP0 Edge Polarity Switching^{*1} 0: Interrupt and ELC event request on rising edge 1: Interrupt and ELC event request on falling edge 	R/W
3	C0EDG	ACMPLP0 Edge Detection Selection ^{*1} 0: Interrupt and ELC event request by one-edge detection 1: Interrupt and ELC event request by both-edge detection	R/W
5:4	C1FCK[1:0]	ACMPLP1 Filter Select ^{*1} 0 0: No Sampling (bypass) 0 1: Sampling at PCLKB 1 0: Sampling at PCLKB/8 1 1: Sampling at PCLKB/32	R/W
6	C1EPO	ACMPLP1 Edge Polarity Switching ^{*1} 0: Interrupt and ELC event request on rising edge 1: Interrupt and ELC event request on falling edge	R/W
7	C1EDG	ACMPLP1 Edge Detection Selection ^{*1} 0: Interrupt and ELC event request by one-edge detection 1: Interrupt and ELC event request by both-edge detection	R/W

Note 1. If bits CiFCK[1:0], CiEPO, and CiEDG (i = 0, 1) are changed, an ACMPLP interrupt request and an ELC event request can be generated. Change these bits only after setting event link to deselect. Also, be sure to clear the associated interrupt request flag.

33.2.3 COMPOCR : ACMPLP Output Control Register



Bit	Symbol	Function	R/W
0	—	This bit is read as 0. The write value should be 0.	R/W
1	COOE	ACMPLP0 VCOUT Pin Output Enable ^{*1} 0: Disabled 1: Enabled	R/W
2	COOP	ACMPLP0 VCOUT Output Polarity Selection ^{*1} 0: Non-inverted 1: Inverted	R/W



Bit	Symbol	Function	R/W
4:3	—	These bits are read as 0. The write value should be 0.	R/W
5	C10E	ACMPLP1 VCOUT Pin Output Enable ^{*1} 0: Disabled 1: Enabled	R/W
6	C10P	ACMPLP1 VCOUT Output Polarity Selection ^{*1} 0: Non-inverted 1: Inverted	R/W
7	SPDMD	ACMPLP0/ACMPLP1 Speed Selection ^{*2} 0: Low-speed mode 1: High-speed mode	R/W

Note 1. ACMPLP0 and ACMPLP1 result outputs are bundled on the VCOUT pin.

Note 2. Set the CiENB bit (i = 0, 1) in the COMPMDR register to 0 before rewriting the SPDMD bit.

33.3 Operation

ACMPLP0 and ACMPLP1 operate independently, and their operations are the same. Operation is not guaranteed when the values of their associated registers are changed during comparator operation. Table 33.3 shows the procedure for setting the ACMPLP registers.

Table 55.5 Flocedule for setting the Activitie associated registers (1 - 0,	Table 33.3	Procedure for setting the ACMPLP associated registers (i = 0, 1)
---	------------	--

Step number	Register	Bit	Setting						
1	MSTPCRD	MSTPD29	0: Input clock supply.	0: Input clock supply.					
2	Corresponding Port mn Pin Function Select Register (PmnPFS)	ASEL	1: Select the function	1: Select the function of pins CMPREFi and CMPINi.					
3	COMPOCR	SPDMD	Select the comparator response speed ^{*1} 0: Low-speed mode 1: High-speed mode						
4	COMPMDR	CiWDE	0: Disable window function mode 1: I		1: Enable window function mode ^{*2}				
		CiVRF	0: Reference = CMPREFi input	1: Reference = Internal reference voltage	Window comparator operation (reference = VRFL and VRFH ^{*3})				
		CiENB	1: Operation enabled						
5	Waiting for the comparat	or stabilization time T _{cmp}	on time T _{cmp} (minimum 100 μs).						
6	COMPFIR	CiFCK[1:0]	Select whether the di	gital filter is used or no	t and the sampling clock.				
		CIEPO, CIEDG	Select the edge detection condition for an interrupt request (rising edge/ falling edge/both edges).						
7	COMPOCR	CiOP, CiOE	Set the VCOUT output (select the polarity and set output enabled or disabled).						
	Corresponding Port mn Pin Function Select Register (PmnPFS)	PSEL, PMR	Select the VCOUT port function.						
8	IELSRn	IR, IELS[4:0]	When using an interruselect. ^{*3}	upt: select the interrupt	status flag, ICU event link				
9	ELSRn	ELS[7:0]	When using an ELC:	Select the Event Link S	Select. ^{*4}				
10	Operation started								

Note 1. ACMPLP0 and ACMPLP1 cannot be set independently.

Note 2. Can be set in high-speed mode (SPDMD = 1).

Note 3. After the setting of the comparator, a spurious interrupt may occur until operation becomes stable, so initialize the interrupt flag.

Note 4. After the setting of the comparator, a spurious interrupt may occur until operation becomes stable, so initialize the event link select.



Figure 33.3 shows an operating example of the ACMPLPi (i = 0, 1) when the window function is disabled. The reference input voltage (CMPREFi) or internal reference voltage (Vref) and the analog input voltage (CMPINi) are compared. If the analog input voltage is higher than the reference input voltage, the COMPMDR.CiMON bit is set to 1. If the analog input voltage is lower than the reference input voltage, the CiMON bit is set to 0.

ACMPLPi outputs an interrupt to ICU. For details on the interrupt, see section 33.5. ACMPLP Interrupts.

ACMPLPi outputs an event signal to the ELC to activate other modules. For details on the ELC, see section 33.6. ELC Event Output.

Do not change the values of the registers during comparison.





Figure 33.3 applies when the following conditions are met:

- CiFCK[1:0] = 00b (no sampling) and CiEDG = 1 (both edges)
- When CiEDG = 0 and CiEPO = 0 (rising edge), IELSRn.IR changes as shown by (A) only
- When CiEDG = 0 and CiEPO = 1 (falling edge), IELSRn.IR changes as shown by (B) only.

Figure 33.4 shows an operation example of ACMPLPi (i = 0, 1) when the window function is enabled.

The reference voltage (IVREF0/IVREF1) and the analog input voltage are compared. The CiMON bit:

- Is set to 1 when IVREF0 < the analog input voltage < IVREF1
- Is set to 0 when the analog input voltage < IVREF0 or IVREF1 < the analog input voltage.

ACMPLPi outputs an interrupt to ICU. For details on the interrupt, see section 33.5. ACMPLP Interrupts.

ACMPLPi outputs an event signal to the ELC to activate other modules. For details on the ELC, see section 33.6. ELC Event Output.

Do not change the values of the registers during comparison.





Figure 33.4 Operating example of ACMPLPi (i = 0, 1) when window function is enabled

Figure 33.4 applies when the following conditions are met:

- CiFCK[1:0] = 00b (no sampling) and CiEDG = 1 (both edges)
- When CiEDG = 0 and CiEPO = 0 (rising edge), IELSRn.IR changes as shown by (A) only
- When CiEDG = 0 and CiEPO = 1 (falling edge), IELSRn.IR changes as shown by (B) only.

33.4 Noise Filter

Figure 33.5 shows the configuration of the ACMPLPi noise filter, and Figure 33.6 shows an operating example of the ACMPLPi noise filter.

The sampling clock can be selected in the COMPFIR.CiFCK[1:0] bits. The ACMPLPi signal (internal signal) output from ACMPLPi is sampled at every sampling clock cycle. When the level matches three times, the corresponding IELSRn.IR bit is set to 1 (interrupt requested) and an ELC event is output.

When using an interrupt in Software Standby mode, set the COMPFIR.CiFCK[1:0] bits to 00b (bypass).





Figure 33.5 Noise filter and edge detection configuration



Figure 33.6 Noise filter and interrupt operation example

33.5 **ACMPLP** Interrupts

The ACMPLP generates interrupt requests from the ACMPLP0 and ACMPLP1 sources. To use the ACMPLPi (i = 0, 1) interrupt, select it in the IELSRn register in the ICU.

To use the ACMPLPi interrupt, select either single-edge detection or both-edge detection using the COMPFIR.CiEDG bit. When single-edge detection is selected, select the polarity using the CiEPO bit.

The interrupt output can also be passed through the noise filter, which uses one of the three different sampling clocks, as selected in the COMPFIR.CiFCK[1:0] bits. Set the COMPFIR.CiFCK[1:0] bits to 01b, 10b, or 11b to select the respective sampling clock. To use the ACMPLP0 interrupt request to release Software Standby mode or Snooze mode, set COMPFIR.C0FCK[1:0] to 00b (no sampling). The ACMPLP1 interrupt request cannot be used to release Software Standby mode or Snooze mode.



33.6 ELC Event Output

The ELC uses the ACMPLP interrupt request signal as an ELC event signal, enabling link operation for the preset module. To use the ELC events of the ACMPLP, select them in the ELSRn register in the ELC. When using ELC event request, set the COMPFIR.CiFCK[1:0] bits to 01b, 10b, or 11b.

33.7 Interrupt Handling and ELC Linking

ACMPLPi outputs event signals to the ELC to initiate operations of other modules selected in advance. In the same way as for the interrupt sources, the conditions for generation of the event signals output from ACMPLPi to the ELC can be selected as a single-edge detection or both-edge detection by setting the COMPFIR.CiEDG bit. When the single-edge detection is selected, the polarity can be selected in the CiEPO bit.

33.8 Comparator Pin Output

The comparison result from ACMPLPi can be output to external pins. Use the COMPOCR.CiOP and CiOE bits to set the output polarity (non-inverted output or inverted output) and to enable or disable the comparison output.

To output the ACMPLP comparison result to the VCOUT output pin, set the corresponding in the I/O Ports chapter.

For the register settings and the associated comparator output, see section 33.2.3. COMPOCR : ACMPLP Output Control Register.

33.9 Usage Notes

33.9.1 Module-Stop Function Settings

The Module Stop Control Register can enable or disable the ACMPLP operation. The ACMPLP is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.



34. Capacitive Sensing Unit (CTSU2)

34.1 Overview

The Capacitive Sensing Unit (CTSU2) measures the electrostatic capacitance of the sensor. Changes in the electrostatic capacitance are determined by software that enables the CTSU to detect whether a finger is in contact with the sensor. The electrode surface of the sensor is usually enclosed with a dielectric film so that a finger does not come into direct contact with the electrode.

As Figure 34.1 shows, electrostatic capacitance (parasitic capacitance) exists between the electrode and the surrounding conductors. Because the human body is an electrical conductor, when a finger is placed close to the electrode, the value of electrostatic capacitance increases.





Electrostatic capacitance is detected by the self-capacitance and mutual capacitance methods. In the self-capacitance method, the CTSU detects electrostatic capacitance generated between a finger and a single electrode. In the mutual capacitance method, two electrodes are used one as a transmit electrode and the other as a receive electrode, and the CTSU detects the change in the electrostatic capacitance generated between the two when a finger is placed close to them.



Figure 34.2 Self-capacitance and mutual capacitance methods

Electrostatic capacitance is measured by counting a clock signal whose frequency changes according to the amount of charged or discharged current, for a specified period.

Table 34.1 lists the CTSU specifications and Figure 34.3 shows a block diagram.



Parameter		Specifications			
Operating clock		PCLKB, PCLKB/2, PCLKB/4, or PCLKB/8			
Pins	Electrostatic capacitance measurement	32 channels			
	TSCAP	Low Pass Filter (LPF) connection pin			
Measurement modes	Self-capacitance measurement mode	The electrostatic capacitance is measured by the charge and discharge current to the electrodes in the self-capacitance method.			
	Self-capacitance mutual capacitance measurement mode	The electrostatic capacitance is measured by the change in the capacitance generated between a transmit electrode and a receive electrode of the mutual capacitance method.			
	Mutual capacitance parallel measurement mode	The capacitance between a transmit and receiving electrodes of a mutual capacitance method is measured by the transfer charge from the transmitting pin. A CFC pin is required for reception.			
	DC current measurement mode	Measures the current flow from a measurement pin.			
Calibration mode		Improvement of measured value accuracy by calibration of sensor ICO			
Noise prevention		 Synchronous noise prevention, high-pass noise prevention Determined by a majority processing from frequency measurement results 			
Measurement start co	nditions	 Software trigger External trigger (ELC_CTSU from the Event Link Controller (ELC)) 			

Table 34.1CTSU specifications

As Figure 34.3 shows, the CTSU consists of the following components:

- Status control block
- Trigger control block
- Clock control block
- Channel control block
- Port control block
- Sensor drive pulse generator
- Measurement block
- Interrupt block
- I/O registers





Figure 34.3 CTSU block diagram

Table 34.2 CTSU I/O pins

Pin name	I/O	Function
TS00, TS04 to TS07, TS17, TS18, TS21 to TS25	I/O	 Capacitance measurement and current measurement pins Mutual capacitance transmission pins Active shield control pins
TS02-CFC, TS08-CFC to TS16-CFC, TS26- CFC to TS35-CFC	I/O	 Capacitance measurement, parallel capacitance measurement, and current measurement pins Mutual capacitance transmission pins Active shield control pins
TSCAP	Output	Secondary power supply capacitor connection pin

34.2 Register Descriptions

Base address: CTSU = 0x4008_2000

34.2.1 CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/ CTSUCR0 : CTSU Control Register A

Offset address:	0x00 (C 0x01 (C 0x02 (C 0x03 (C	ix00 (CTSUCRA/CTSUCRAL/CTSUCR0) ix01 (CTSUCR1) ix02 (CTSUCRAH/CTSUCR2) ix03 (CTSUCR3)														
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	DCBA CK	DCMO DE			STCL	K[5:0]			PCSE L	SDPS EL	POSE	L[1:0]	LOAE	D[1:0]	ATUN E2	MD2
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	MD1	MD0	CLK	[1:0]	ATUN E1	ATUN E0	CSW	PON	TXVSI	EL[1:0]	PUMP ON	INIT	CFCO N	SNZ	CAP	STRT
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	
0	STRT	CTSU Measurement Operation Start	
		0: Stop measurement operation ^{*1}	
		1: Start measurement operation	



Bit	Symbol	Function		
1	CAP	CTSU Measurement Operation Start Trigger Select	R/W	
		0: Software trigger 1: External trigger		
2	SNZ	CTSU Wait State Power-Saving Enable	R/W	
		0: Disable power-saving function during wait state1: Enable power-saving function during wait state		
3	CFCON	CTSU CFC Power On Control	R/W	
		0: CFC power off 1: CFC power on		
4	INIT	CTSU Control Block Initialization Writing 1 to this bit initializes the CTSU control block and the CTSUSCNT, CTSUCFCCNT, CTSUMCH, and CTSUSR registers. This bit is read as 0.		
5	PUMPON	CTSU Boost Circuit Control	R/W	
		0: Boost circuit off 1: Boost circuit on		
7:6	TXVSEL[1:0]	CTSU Transmission Power Supply Selection	R/W	
		 0 0: Selecting VCC as the power supply for the transmit pins of mutual capacitance method. 0 1: Selecting VCC as the power supply for the transmit pins of the mutual capacitance method. In addition, noise is reduced during GPIO operation. (Recommended) 		
		1 0: Select VCC as the power source for the transmitter pins used as the active shield.1 1: Setting prohibited		
8	PON	CTSU Power On Control	R/W	
		0: Power off the CTSU 1: Power on the CTSU		
9	CSW	TSCAP Pin Enable		
		0: Disable 1: Enable		
10	ATUNE0	CTSU Power Supply Operating Mode Setting 0: VCC ≥ 2.4 V: Normal voltage operating mode VCC < 2.4 V: Setting prohibited 1: Low-voltage operating mode		
11	ATUNE1	CTSU Current Range Adjustment	R/W	
		 0: 80 μA when ATUNE2 = 0 20 μA when ATUNE2 = 1 1: 40 μA when ATUNE2 = 0 160 μA when ATUNE2 = 1 		
13:12	CLK[1:0]	CTSU Operating Clock Select	R/W	
		0 0: PCLKB 0 1: PCLKB/2 (PCLKB divided by 2) 1 0: PCLKB/4 (PCLKB divided by 4) 1 1: PCLKB/8 (PCLKB divided by 8)		
14	MD0	CTSU Measurement Mode Select 0	R/W	
		0: Single scan mode 1: Multi-scan mode		
15	MD1	CTSU Measurement Mode Select 1		
		0: One-time measurement (self-capacitance method) 1: Two times measurement (mutual capacitance method)		
16	MD2	CTSU Measurement Mode Select 2	R/W	
		0: Measure the switched capacitor current and the DC current 1: Measure the charge transfer by CFC circuit (parallel measurement)		
17	ATUNE2	CTSU Current Range Adjustment	R/W	
		0: 80 μA when ATUNE1 = 0 40 μA when ATUNE1 = 1		
		1: 20 μ A when ATUNE1 = 0 160 μ A when ATUNE1 = 1		



Bit	Symbol	Function	R/W
19:18	LOAD[1:0]	 CTSU Load Control During Measurement 0 0: 2.5 μA constant current load 0 1: No load 1 0: 20 μA constant current load and overcurrent detector disabled 1 1: Resistance load for calibration. To set LOAD[1:0] bits to resistance load for calibration, set these bits to 10b before they are set to 11b. 	R/W
21:20	POSEL[1:0]	CTSU Non-Measured Channel Output Select ^{*2} 0 0: Output low 0 1: Hi-Z 1 0: Setting prohibited 1 1: Output a pulse in phase with the transmit channel	R/W
22	SDPSEL	CTSU Sensor Drive Pulse Select 0: Random pulse 1: Normal pulse using the sensor unit clock	R/W
23	PCSEL	CTSU Boost Circuit Clock Select 0: Sensor drive pulse divided by 2 1: STCLK	R/W
29:24	STCLK[5:0]	CTSU STCLK Select 0x00: Operating clock divided by 2 0x01: Operating clock divided by 4 0x02: Operating clock divided by 6 0x3E: Operating clock divided by 126 0x3F: Operating clock divided by 128	R/W
30	DCMODE	CTSU Current Measurement Mode Select 0: Electrostatic capacitance measurement mode 1: Current measurement mode	
31	DCBACK	CTSU Current Measurement Feedback Select 0: TSCAP pin is selected 1: Measurement pin is selected. It is recommended in the current measurement mode.	R/W

Note 1. When the CTSU is not used, set this bit to 0.

Note 2. Only 00 is selectable in CFC mode.

The CTSU Control Register A (CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/CTSUCR0) is a 32-bit, 16-bit, and 8-bit read/write register. The CTSUCRA is accessed in 32-bit units. The CTSUCRAH (bits [31:16] in CTSUCRA) and CTSUCRAL (bits [15:0] in CTSUCRA) are accessed in 16-bit units. The CTSUCR3 (bits [31:24] in CTSUCRA), CTSUCR2 (bits [23:16] in CTSUCRA), CTSUCR1 (bits [15:8] in CTSUCRA), and CTSUCR0 (bits [7:0] in CTSUCRA) are accessed in 8-bit units.

Only set the bits other than the STRT bit and INIT bit when the STRT bit is 0.

STRT bit (CTSU Measurement Operation Start)

The STRT bit specifies whether CTSU operation starts or stops. When the CAP bit is 0, measurement is started by writing 1 to the STRT bit, and the STRT bit becomes 0 when measurement is finished. When the STRT bit is 1, the CTSU waits for an external trigger by writing 1 to the STRT bit, and measurement starts on the rising edge of the external trigger. When measurement is finished, the CTSU waits for the next external trigger and operation continues.

Table 34.3 lists the CTSU states.

Table	34.3	CTSU	state
IUNIO	0-110	0100	olulo

STRT bit	CAP bit	CTSU state	
0	0	Stopped	
0	1	Stopped	
1	0	Measurement in progress	
1	1	Measurement in progress and waiting for an external trigger ^{*1}	

Note 1. The state can be read from the CTSUSR.STC[2:0] flags as follows:

• During measurement: CTSUSR.STC[2:0] flags ≠ 000b



- While waiting for an external trigger: CTSUSR.STC[2:0] flags = 000b
- When the CTSU is not used, set this bit to 0.

If software sets the STRT bit to 1 when the bit is already 1, the write is ignored and operation continues. To force operation to stop through software when the STRT bit is 1, set the STRT bit to 0 and the INIT bit to 1 simultaneously.

CAP bit (CTSU Measurement Operation Start Trigger Select)

The CAP bit specifies the measurement start condition. For details, see STRT bit (CTSU Measurement Operation Start).

SNZ bit (CTSU Wait State Power-Saving Enable)

The SNZ bit enables or disables power-saving operation during a wait state. It can also suspend the CTSU analog macro which decreases power consumption during the wait state. In the suspended state, the CTSU power supply is turned off while the external TSCAP is still charged.

Table 34.4 shows the CTSU power supply state control.

PON bit	SNZ bit	CAP bit	STRT bit	External trigger	Hard macro (VDC) state
0	0	0	0	—	Stopped
1	0	—	—	—	Operating state
1	1	0	0	—	Suspended state
1	1	1	1	No (Waiting)	Suspended state
1	1	1	1	Yes (Operating)	Operating state
1	1	0	0	—	S/W Suspended state
Other that	in above		•	•	Setting prohibited

 Table 34.4
 CTSU power supply state control

By enabling the SNOOZE operation and setting the STRT bit to 1, the CPU can transition to STOP mode while waiting for an external trigger. When a falling edge of an external trigger is detected during STOP mode, CTSU issues a clock request to the clock generation block, transitions to the SNOOZE state, and starts measurement. Set the SNZ bit to 0 by software after the completion interrupt. When Sensor Unit clock (SUCLK) is selected for the sensor drive pulse (CTSUCRA.SDPSEL = 1) and the SNOOZE function is used, selection of the sensor drive pulse for the boost clock (CTSUCRA.PCSEL = 0) is prohibited.

CFCON bit (CTSU CFC Power On Control)

The CFCON bit controls the power supply to the CFC.

INIT bit (CTSU Control Block Initialization)

Write 1 to the INIT bit to initialize the internal control registers. To force the current operation to stop, set the STRT bit to 0 and the INIT bit to 1 simultaneously. This stops the operation and initializes the internal control registers.

Do not write 1 to the INIT bit when the STRT bit is 1.

PUMPON bit (CTSU Boost Circuit Control)

The PUMPON bit turns on or off the boost circuit. The PUMPON bit should be set to 1 when VCC < 4.5 V.

TXVSEL[1:0] bits (CTSU Transmission Power Supply Selection)

In measurement methods other than self-capacitance method, VCC is selected as the power supply for the transmit pins by setting the TXVSEL[1:0] bits to 01b. In self-capacitance method, VCC is selected as the power supply for the transmit pins used as transmit pulse output shield by setting the TXVSEL[1:0] bits to 10b. When the VCC voltage fluctuates greatly due to the switching of the output buffer, switching to the VCL can reduce the effect on the voltage fluctuation.

PON bit (CTSU Power On Control)

The PON bit controls the power supply to the CTSU.

CSW bit (TSCAP Pin Enable)

The CSW bit controls charging of the LPF capacitor connected to the TSCAP pin by turning the capacitance switch on or off. After the capacitance switch is turned on, wait about 1 ms until the capacitance connected to the TSCAP pin is charged



before starting measurement by setting STRT to 1. Before starting measurement, use an I/O port to output low to the TSCAP pin, and discharge the existing LPF capacitance.

Set the PON to 1 only when CSW bit is 1. When VCC < 4.5 V, set CSW bit is 1 after PUMPON bit is set to 1.

ATUNE0 bit (CTSU Power Supply Operating Mode Setting)

The ATUNE0 bit sets the power supply operating mode. Set this bit according to the lower limit of VCC to operate the CTSU.

ATUNE2 and ATUNE1 bits (CTSU Current Range Adjustment)

The ATUNE2 and ATUNE1 bits set the current range at the time of measurement. In general, setting these bits to 00b is recommended.

CLK[1:0] bits (CTSU Operating Clock Select)

The CLK[1:0] bits select the operating clock.

MD0 bit (CTSU Measurement Mode Select 0)

The MD0 bit selects the single scan or multi-scan mode. In single scan mode, electrostatic capacitance on a channel is measured. In multi-scan mode, electrostatic capacitance on all channels that are specified as measurement targets by setting the CTSUCHACn registers are measured sequentially in ascending order.

MD1 bit (CTSU Measurement Mode Select 1)

The MD1 bit selects the measurement method. If MD1 = 0, a channel is measured once. Set the MD1 bit to 0 when measuring in the self-capacitance method. If MD1 = 1 and the transmit channel is set, a channel is measured twice. In the first measurement, the in-phase pulse is output to the transmit channel and measured. In the second measurement, the reversed-phase pulse is output to the transmit channel and measured. Set the MD1 bit to 1 when measuring in the mutual capacitance method.

MD2 bit (CTSU Measurement Mode Select 2)

The MD2 bit enables parallel measurement using the charge transfer method.

LOAD[1:0] bits (CTSU Load Control During Measurement)

The LOAD[1:0] bits control the measurement load.

POSEL[1:0] bits (CTSU Non-Measured Channel Output Select)

The POSEL[1:0] bits select the CTSU non-measured channel output.

SDPSEL bit (CTSU Sensor Drive Pulse Select)

The SDPSEL bit selects the sensor drive pulse.

When SDPSEL = 0, the random pulse mode is selected for sensor drive pulse. PCLKB divided by CTSUCRA.CLK[1:0] and CTSUS0.SDPA[7:0] bits setting (phased-shifted by the random number generated by the CTSUCRB.PRMODE[1:0] and CTSUCRB.PRATTIO[3:0] bits) is selected as the sensor drive pulse. It is also possible to apply jitter by frequency spreading clock.

When SDPSEL = 1, the normal pulse mode using the sensor unit clock is selected. The sensor drive clock is the sensor unit clock divided by the CTSUSO.SDPA[7:0] bits. In addition, it is possible to improve the noise immunity by multiplied clock in the sensor unit and switching the frequency of drive pulse or by using a majority decision processing the frequency measurement results of the clock in the sensor unit.

PCSEL bit (CTSU Boost Circuit Clock Select)

The PCSEL bit selects the clock for the boost circuit.

STCLK[5:0] bits (CTSU STCLK Select)

STCLK is the reference clock for measurement time. It is generated by dividing PCLKB. The STCLK [5:0] bits set the division value from PCLKB. The division value is determined by the following expression:

Division value = $(STCLK[5:0] + 1) \times 2$

The STCLK frequency should be set to 0.5 MHz (2 $\mu s).$


Bit field

Value after reset:

SOFF

F

PRMODE[1:0]

PRRATIO[3:0]

DCMODE bit (CTSU Current Measurement Mode Select)

The DCMODE bit selects the capacitance measurement mode by switched-capacitor or the current measurement mode. In the current measurement mode, the switched-capacitor operation turns off and current is measured.

DCBACK bit (CTSU Current Measurement Feedback Select)

When DCMODE = 1, the DCBACK bit is enabled. When DCBACK = 1, the voltage of the TS pin is referenced during measurement.

34.2.2 CTSUCRB/CTSUCRBH/CTSUCRBL/CTSUDCLKC/CTSUSST/CTSUSDPRS : CTSU Control Register B

Base address: CTSU = 0x4008_2000 Offset address: 0x04 (CTSUCRB/CTSUCRBL/CTSUSDPRS) 0x05 (CTSUSST) 0x06 (CTSUCRBH) 0x07 (CTSUDCLKC) Bit position: Bit field: SSCNT[1:0] SSMOD[2:0] ____ _ ____ _ ____ Value after reset: Bit position: PROF

SST[7:0]

Bit	Symbol	Function	R/W
3:0	PRRATIO[3:0]	Frequency of Drive Pulse Phase Control These bits control the phase of drive pulse at a frequency of PRRTIO + 1. When SDPSEL = 0, these bits are enabled. It is recommended to be set to 0x3.	R/W
5:4	PRMODE[1:0]	Phase Control Period The number of fundamental pulses is determined by the random number period that controls the phase. These bits are enabled when CTSUCRA.SDPEL = 0. 0 0: 510 pulses (512 pulses when PROFF = 1) 0 1: 126 pulses (128 pulses when PROFF = 1) 1 0: 62 pulses (64 pulses when PROFF = 1) 1 0: 41 0 Pulses (64 pulses when PROFF = 1)	R/W
6	SOFF	High-Pass Noise Reduction Function Disable This bit controls the spread spectrum to reduce high frequency noise. This bit is enabled when SDPSEL = 0.	R/W
		0: Turn the spread spectrum on1: Turn the spread spectrum off	
7	PROFF	Drive Pulse Phase Control This bit is enabled when CTSUCRA.SDPSEL = 0.	R/W
		 The drive pulse phase is not controlled by random numbers. 	
15:8	SST[7:0]	Wait Time Sensor Stabilization These bits control the wait time for the sensor stabilization and should be set to a recommended value in the measurement mode.	R/W
23:16	—	These bits are read as 0. The write value should be 0.	R/W
26:24	SSMOD[2:0]	Spread Spectrum Modulation Frequency The SSMOD[2:0] bits are enabled when CTSUCRA.SDPSEL = 0 and SOFF = 0. 0 0 0: 125 kHz (recommended) 0 0 1: 83.3 kHz 0 1 0: 62.5 kHz 0 1 1: 31.3 kHz Others: No spreading	R/W



Bit	Symbol	Function	R/W
27	_	This bit is read as 0. The write value should be 0.	R/W
29:28	SSCNT[1:0]	Adjusting the SUCLK frequency 0 0: CTSUTRIMA.SUADJD + 0x00 (SDPSEL = 0) CTSUSUCLKx.SUADJDn + 0x00 (SDPSEL = 1) 0 1: CTSUTRIMA.SUADJD + 0x10 (SDPSEL = 0) CTSUSUCLKx.SUADJDn + 0x20 (SDPSEL = 1) 1 0: CTSUTRIMA.SUADJD + 0x20 (SDPSEL = 0) CTSUSUCLKx.SUADJDn + 0x40 (SDPSEL = 1) 1 0: CTSUTRIMA.SUADJDn + 0x40 (SDPSEL = 1)	R/W
31.30		CTSUSUCLKx.SUADJD + 0x30 (SDPSEL = 0) CTSUSUCLKx.SUADJDn + 0x40 (SDPSEL = 1)	

The CTSU Control Register B (CTSUCRB/CTSUCRBH/CTSUCRBL/CTSUDCLKC/CTSUSST/CTSUSDPRS) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUCRB is accessed in 32-bit units. The CTSUCRBH (bits [31:16] in CTSUCRB) and CTSUCRBL (bits [15:0] in CTSUCRB) are accessed in 16-bit units. The CTSUDCLKC (bits [31:24] in CTSUCRB), CTSUSST (bits [15:8] in CTSUCRB), and CTSUSDPRS (bits [7:0] in CTSUCRB) are accessed in 8-bit units.

Only set the CTSUCRB/CTSUCRBH/CTSUCRBL/CTSUDCLKC/CTSUSST/CTSUSDPRS register when the CTSUCRA.STRT bit is 0.

Only when CTSUCRA.SDPSEL bit is 0, PRRATIO[3:0] and SOFF bits are valid.

PRRATIO[3:0] bits (Frequency of Drive Pulse Phase Control)

The PRRATIO[3:0] bits are used to determine the measurement time and number of measured pulses. When CTSUCRA.SDPSEL = 0, these bits are enabled. The measurement pulse count and measurement time are calculated from the following formula:

Measurement pulse count = base pulse count \times (PRRATIO[3:0] bits + 1)

Measurement time

= (base pulse count × (PRRATIO[3:0] bits + 1) + (base pulse count - 2) × 0.25) × base clock cycle

PRMODE[1:0] bits (Phase Control Period)

The PRMODE[1:0] bits select the number of base pulses that occur during measurement. When CTSUCRA.SDPSEL = 0, these bits are enabled.

SOFF bit (High-Pass Noise Reduction Function Disable)

The SOFF bit sets the function to reduce high frequency noise using SUCLK as a spread spectrum. This bit is enabled when CTSUCRA.SDPSEL = 0.

PROFF bit (Drive Pulse Phase Control)

The PROFF bit turns on or off the CTSU random number. Set this bit to 1 to turn random number off. The random number generation outputs 1 or 0 per cycle. Random number generation is 1 bit.

SST[7:0] bits (Wait Time Sensor Stabilization)

The SST[7:0] bits set the waiting time for stabilization before measurement. Accurate measurement requires sufficient time to stabilization.

When CTSUCRA.SDPSEL = 0, the waiting time for stabilization (t_{stb0}) is calculated using the following formula:

 $t_{stb0} = (SST[7:0] + 1) \times 2 \times pulse period$

When CTSUCRA.SDPSEL = 1, the waiting time for stabilization (t_{stb1}) is calculated using the following formula:

 $t_{stb1} = (SST[7:0] + 1) \times 2 \ \mu s$

SSMOD[2:0] bits (Spread Spectrum Modulation Frequency)

The SSMOD[2:0] bits set the modulation frequency of the spread spectrum clock related to high frequency noise reduction. It is enabled when CTSUCRA.SDPSEL = 0 and SOFF = 0.



SSCNT[1:0] bits (Adjusting the SUCLK frequency)

The SSCNT[1:0] bits adjust the frequency of the SUCLK oscillator.

34.2.3 CTSUMCH/CTSUMCHH/CTSUMCHL/CTSUMFAF/CTSUMCH1/CTSUMCH0 : CTSU Measurement Channel Register

Base address:	CTSU =	0x4008	_2000													
Offset address:	0x08 (C 0x09 (C 0x0A (C	0x08 (CTSUMCH/CTSUMCHL/CTSUMCH0) 0x09 (CTSUMCH1) 0x0A (CTSUMCHH/CTSUMFAF)														
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	—	_	_	_	_	_	_	-	_	_	MCA3	MCA2	MCA1	MCA0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_		MCH1[5:0]					_	_	MCH0[5:0]					
Value after reset:	0	0	1	1	1	1	1	1	0	0	1	1	1	1	1	1

Bit	Symbol	Function	R/W
5:0	MCH0[5:0]	CTSU Measurement Channel 0 In single scan mode, these bits set the receive channel to be measured. Setting undefined in multi-scan modes, these bits indicate the receive channel that is currently being measured. 0x00: TS00 0x02: TS02 0x04: TS04 0x05: TS05 0x06: TS06 0x07: TS07 0x08: TS08 0x09: TS09 0x00: TS10 0x08: TS10 0x08: TS11 0x00: TS13 0x00: TS13 0x00: TS14 0x01: TS15 0x10: TS18 0x11: TS17 0x12: TS22 0x11: TS17 0x11: TS17 0x12: TS28 0x13: TS24 0x14: TS25 0x14: TS26 0x18: TS27 0x14: TS28 0x10: TS28 0x11: TS31 0x22: TS34 0x22: TS34 </td <td>R/W*1</td>	R/W*1
7:6	—	These bits are read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
13:8	MCH1[5:0]	CTSU Measurement Channel 1 In single scan mode, these bits set the transmit channel to be measured. Setting undefined pin for these bits is prohibited. In multi-scan modes, these bits indicate the transmit channel that is currently being measured.	R/W ^{*1}
		measured. 0x00: TS00 0x02: TS02 0x04: TS04 0x05: TS05 0x06: TS06 0x07: TS07 0x08: TS08 0x09: TS09 0x0A: TS10 0x0B: TS11 0x0C: TS12 0x0D: TS13 0x0E: TS14 0x0F: TS15 0x10: TS16 0x11: TS17 0x12: TS18 0x16: TS22 0x17: TS23 0x18: TS24 0x19: TS25 0x1A: TS26 0x1A: TS26 0x1A: TS26 0x1B: TS27 0x1C: TS28 0x1D: TS29 0x1E: TS30 0x1F: TS31 0x20: TS22	
		0x20: TS32 0x21: TS33 0x22: TS34 0x23: TS35	
15.11		0x3F: Measurement is being stopped.	R/M
10.14			
19:16		0: Disable 1: Enable	K/VV
31:20	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. Writing to these bits is enabled only in self-capacitance single scan mode, when CTSUCRA.MD0 bit = 0b.

The CTSU measurement channel register (CTSUMCH/CTSUMCHH/CTSUMCHL/CTSUMFAF/CTSUMCH1/ CTSUMCH0) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUMCH is accessed in 32-bit units. The CTSUMCHH (bits [31:16] in CTSUMCH) and CTSUMCHL (bits [15:0] in CTSUMCH) are accessed in 16-bit units. The CTSUMFAF (bits [23:16] in CTSUMCH), CTSUMCH1 (bits [15:8] in CTSUMCH), and CTSUMCH0 (bits [7:0] in CTSUMCH) are accessed in 8-bit units.

Only set the CTSUMCH/CTSUMCHH/CTSUMCHL/CTSUMFAF/CTSUMCH1/CTSUMCH0 register when CTSUCR0.STRT bit is 0.

MCH0[5:0] bits (CTSU Measurement Channel 0)

In self-capacitance single scan mode, the MCH0[5:0] bits set the receive channel to be measured. In this mode, only specify the enabled channels (0x00, 0x02, 0x04 to 0x12, 0x15 to 0x23) and only specify the measure channels that are set by CTSUCHACA and CTSUCHACB registers.

In multi-scan mode, the MCH0[5:0] bits indicate the receive channel that is being measured, and writing to these bits has no effect. However, when CCSUCRA.MD2 is 1, MCH0[5:0] bits become 0x00.

The MCH0[5:0] bits are always 0x3F when measurement is stopped.



MCH1[5:0] bits (CTSU Measurement Channel 1)

In single scan mode, the MCH1[5:0] bits set the transmit channel to be measured. In this mode, only specify the enabled channels (0x00, 0x02, 0x04 to 0x12, 0x15 to 0x23) and only specify the measure channels that are set by CTSUCHACA and CTSUCHACB registers.

In multi-scan mode, the MCH1[5:0] bits indicate the transmit channel that is being measured, and writing to these bits has no effect.

The MCH1[5:0] bits are always 0x3F when measurement is stopped.

MCA0 to MCA3 bits (Multiple Clocks Control)

When measuring with multiple SUCLK frequency, the MCA0 to MCA3 bits set the target clock as valid or invalid. If MCA0 to MCA3 bits are set and measurement is started, begin to scan the valid channel from MCA0 in ascending order. After the measurement of one channel is complete, the measurement is carried out at the same channel if there is a next valid clock, and if there is no valid clock, the next channel is measured. The frequency of SUCLK is set in CTSUSUCLKA and CTSUSUCLKB registers. The relationship with MCA0 to MCA3 bits is as follows:

MCA0: The frequency of the SUCLK oscillator is determined by the setting of CTSUSUCLKA.SUMULTI0[7:0] and CTSUSUCLKA.SUADJ0[7:0].

MCA1: The frequency of the SUCLK oscillator is determined by the setting of CTSUSUCLKA.SUMULTI1[7:0] and CTSUSUCLKA.SUADJ1[7:0].

MCA2: The frequency of the SUCLK oscillator is determined by the setting of CTSUSUCLKA.SUMULTI2[7:0] and CTSUSUCLKA.SUADJ2[7:0].

MCA3: The frequency of the SUCLK oscillator is determined by the setting of CTSUSUCLKA.SUMULTI3[7:0] and CTSUSUCLKA.SUADJ3[7:0].

If all the bits from MCA3 to MCA0 are set to disabled, the setting is the same as MCA0 = 1. If multiple clocks are to be enabled, three or all of the bits from MCA3 to MCA0 should be set to 1.

When CTSUCRA.SDPSEL = 1, these bits are enabled. When CTSUCRA.SDPSEL = 0, these bits should be set to 0000b.

34.2.4 CTSUCHACA/CTSUCHACAH/CTSUCHACAL/CTSUCHAC3/CTSUCHAC2/ CTSUCHAC1/CTSUCHAC0 : CTSU Channel Enable Control Register A

0x0D (CTSUCHAC1) 0x0E (CTSUCHACAH/CTSUCHAC2) 0x0F (CTSUCHAC3) Bit position CHAC Bit field Value after reset: Bit position: CHAC Bit field: Value after reset:

Bit	Symbol	Function	R/W
0	CHAC00	CTSU Channel Enable Control A These bits select whether the associated TS pin is measured. This bit specifies the TS00 pin. 0: Do not measure. 1: Measure.	R/W
1	_	This bit is read as 0. The write value should be 0.	R/W

Base address: CTSU = 0x4008 2000

Offset address: 0x0C (CTSUCHACA/CTSUCHACAL/CTSUCHAC0)



Bit	Symbol	Function	R/W
2	CHAC02	CTSU Channel Enable Control A These bits select whether the associated TS pin is measured. This bit specifies the TS02-CFC pin.	R/W
		0: Do not measure. 1: Measure.	
3	—	This bit is read as 0. The write value should be 0.	R/W
18:4	CHAC04 to CHAC18	CTSU Channel Enable Control A These bits select whether the associated TS pin is measured. These bits specify the TS04 to TS07, TS08-CFC to TS16-CFC, TS17, and TS18 pins.	R/W
		0: Do not measure. 1: Measure.	
20:19	_	These bits are read as 0. The write value should be 0.	R/W
31:21	CHAC21 to CHAC31	CTSU Channel Enable Control A These bits select whether the associated TS pin is measured. These bits specify the TS21 to TS25 and TS26-CFC to TS31-CFC pins.	R/W
		0: Do not measure. 1: Measure.	

The CTSU Channel Enable Control Register A (CTSUCHACA/CTSUCHACAH/CTSUCHACAL/CTSUCHAC3/ CTSUCHAC2/CTSUCHAC1/CTSUCHAC0) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUCHACA is accessed in 32-bit units. The CTSUCHACAH (bits [31:16] in CTSUCHACA) and CTSUCHACAL (bits [15:0] in CTSUCHACA) are accessed in 16-bit units. The CTSUCHAC3 (bits [31:24] in CTSUCHACA), CTSUCHAC2 (bits [23:16] in CTSUCHACA), CTSUCHAC1 (bits [15:8] in CTSUCHACA), and CTSUCHAC0 (bits [7:0] in CTSUCHACA) are accessed in 8-bit units.

Only set the CTSUCHACA/CTSUCHACAH/CTSUCHACAL/CTSUCHAC3/CTSUCHAC2/CTSUCHAC1/CTSUCHAC0 register when the CTSUCRA.STRT bit is 0.

CHAC00 to CHAC31 bits (CTSU Channel Enable Control A)

The CHAC00 to CHAC31 bits select the receive and transmit pins whose electrostatic capacitance is to be measured. CHAC00 bit is associated with TS00 and CHAC31 bit is associated with TS31-CFC.

Do not set CHAC00 to CHAC31 bits to 1 for the channel that is not assigned to the CFC circuit in high speed measurement mode (CTSUCRA.MD2 = 1).

34.2.5 CTSUCHACB/CTSUCHACBL/CTSUCHAC4 : CTSU Channel Enable Control Register B

Base address:	CTSU =	0x4008	_2000													
Offset address:	0x10															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_		_	_	_	_	_	_	_	_		CHAC 35	CHAC 34	CHAC 33	CHAC 32
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
3:0	CHAC32 to CHAC35	CTSU Channel Enable Control B These bits select whether the associated TS pin is measured. These bits specify the TS32-CFC to TS35-CFC pins. 0: Do not measure.	R/W
		1: Measure.	



Bit	Symbol	Function	R/W
31:4	—	These bits are read as 0. The write value should be 0.	R/W

The CTSU Channel Enable Control Register B (CTSUCHACB/CTSUCHACBL/CTSUCHAC4) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUCHACB is accessed in 32-bit units. CTSUCHACBL (bits [15:0] in CTSUCHACB) is accessed in 16-bit units. CTSUCHAC4 (bits [7:0] in CTSUCHACB) is accessed in 8-bit units.

Only set the CTSUCHACB/CTSUCHACBL/CTSUCHAC4 register when the CTSUCRA.STRT bit is 0.

CHAC32 to CHAC35 bits (CTSU Channel Enable Control B)

The CHAC32 to CHAC35 bits select the receive and transmit pins whose electrostatic capacitance is to be measured. CHAC32 bit is associated with TS32-CFC and CHAC35 bit is associated with TS35-CFC.

Do not set CHAC32 to CHAC35 bits to 1 for the channel that is not assigned to the CFC circuit in high speed measurement mode (CTSUCRA.MD2 = 1).

34.2.6 CTSUCHTRCA/CTSUCHTRCAH/CTSUCHTRCAL/CTSUCHTRC3/ CTSUCHTRC2/CTSUCHTRC1/CTSUCHTRC0 : CTSU Channel Transmit/Receive Control Register A

Base address: CTSU = 0x4008_2000

Offset address: 0x14 (CTSUCHTRCA/CTSUCHTRCAL/CTSUCHTRC0) 0x15 (CTSUCHTRC1) 0x16 (CTSUCHTRCAH/CTSUCHTRC2) 0x17 (CTSUCHTRC3)

Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	CHTR C31	CHTR C30	CHTR C29	CHTR C28	CHTR C27	CHTR C26	CHTR C25	CHTR C24	CHTR C23	CHTR C22	CHTR C21	—	_	CHTR C18	CHTR C17	CHTR C16
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	CHTR C15	CHTR C14	CHTR C13	CHTR C12	CHTR C11	CHTR C10	CHTR C09	CHTR C08	CHTR C07	CHTR C06	CHTR C05	CHTR C04	_	CHTR C02	—	CHTR C00
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	CHTRC00	CTSU Channel Transmit/Receive Control A This bit controls TS0 pin reception/transmission.	R/W
		0: Reception 1: Transmission	
1	—	This bit is read as 0. The write value should be 0.	R/W
2	CHTRC02	CTSU Channel Transmit/Receive Control A This bit controls TS02-CFC pin reception/transmission. 0: Reception 1: Transmission	R/W
3	_	This bit is read as 0. The write value should be 0.	R/W
18:4	CHTRC04 to CHTRC18	CTSU Channel Transmit/Receive Control A These bits control TS04 to TS07, TS08-CFC to TS16-CFC, TS17, and TS18 pins reception/ transmission. 0: Reception 1: Transmission	R/W
20:19	_	These bits are read as 0. The write value should be 0.	R/W



Bit	Symbol	Function	R/W
31:21	CHTRC21 to CHTRC31	CTSU Channel Transmit/Receive Control A These bits control the TS21 to TS25 and TS26-CFC to TS31-CFC pins reception/ transmission.	R/W
		0: Reception 1: Transmission	

The CTSU Channel Transmit/Receive Control Register A (CTSUCHTRCA/CTSUCHTRCAH/CTSUCHTRCAL/CTSUCHTRC2/CTSUCHTRC1/CTSUCHTRC0) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUCHTRCA is accessed in 32-bit units. The CTSUCHTRCAH (bits [31:16] in CTSUCHTRCA) and CTSUCHTRCAL (bits [15:0] in CTSUCHTRCA) are accessed in 16-bit units. The CTSUCHTRC3 (bits [31:24] in CTSUCHTRCA), CTSUCHTRC2 (bits [23:16] in CTSUCHTRCA), CTSUCHTRC1 (bits [15:8] in CTSUCHTRCA), and CTSUCHTRC0 (bits [7:0] in CTSUCHTRCA) are accessed in 8-bit units.

Only set the CTSUCHTRCA/CTSUCHTRCAH/CTSUCHTRCAL/CTSUCHTRC3/CTSUCHTRC2/CTSUCHTRC1/ CTSUCHTRC0 register when the CTSUCRA.STRT bit is 0.

CHTRC00 to CHTRC31 bits (CTSU Channel Transmit/Receive Control A)

The CHTRC00 to CHTRC31 bits assign the associated TS pins to reception or transmission. CHTRC00 bit is associated with TS00 and CHTRC31 bit is associated with TS31-CFC.

When CTSUCRA.MD1 = 0, the channel set for transmission can be used as the output of the active shield signal. However, when use as a shield signal output, two or more transmissions setting is prohibited.

Do not set CHTRC00 to CHTRC31 bits to 0 for the channel that is set to valid by CTSUCHACA and CTSUCHACB registers but is not assigned to the CFC circuit in high speed measurement mode (CTSUCRA.MD2 = 1).

34.2.7 CTSUCHTRCB/CTSUCHTRCBL/CTSUCHTRC4 : CTSU Channel Transmit/ Receive Control Register B

Base address:	CTSU =	= 0x4008	_2000													
Offset address:	0x18															
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	_	—	_	—	—	—	—	—	_	—	—	—	_	—	—	—
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	—	_	_	_	_	_	—	_	_	CHTR C35	CHTR C34	CHTR C33	CHTR C32
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
3:0	CHTRC32 to CHTRC35	CTSU Channel Transmit/Receive Control B These bits control the TS32-CFC to TS35-CFC pins reception/transmission. 0: Reception 1: Transmission	R/W
31:4	_	These bits are read as 0. The write value should be 0.	R/W

The CTSU Channel Transmit/Receive Control Register B (CTSUCHTRCB/CTSUCHTRCBL/CTSUCHTRC4) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUCHTRCB is accessed in 32-bit units. CTSUCHTRCBL (bits [15:0] in CTSUCHTRCB) is accessed in 16-bit units. CTSUCHTRC4 (bits [7:0] in CTSUCHTRCB) is accessed in 8-bit units.

Only set the CTSUCHTRCB/CTSUCHTRCBL/CTSUCHTRC4 register when the CTSUCRA.STRT bit is 0.



CFCRDCH[5:0]

MFC[1:0]

CHTRC32 to CHTRC35 bits (CTSU Channel Transmit/Receive Control B)

The CHTRC32 to CHTRC35 bits assign the associated TS pins to reception or transmission. CHTRC32 bit is associated with TS32-CFC and CHTRC35 bit is associated with TS35-CFC.

When CTSUCRA.MD1 = 0, the channel set for transmission can be used as the output of the active shield signal. However, when use as a shield signal output, two or more transmissions setting is prohibited.

Do not set CHTRC32 to CHTRC35 bits to 0 for the channel that is set to valid by CTSUCHACA and CTSUCHACB registers but is not assigned to the CFC circuit in high speed measurement mode (CTSUCRA.MD2 = 1).

34.2.8 CTSUSR/CTSUSRH/CTSUSRL/CTSUSR2/CTSUST/CTSUSR0 : CTSU Status Register

STC[2:0]

ICOM

P0

ICOM

P1

ICOM

PRST

_

Base address: CTSU = 0x4008_2000 Offset address: 0x1C (CTSUSR/CTSUSRL/CTSUSR0) 0x1D (CTSUST) 0x1E (CTSUSRH/CTSUSR2) Bit position: Bit field: _ Value after reset: Bit position:

SUOV

F

PS

Bit field:

Value after reset:

SENS

OVF

DTSR

Bit	Symbol	Function	R/W
1:0	MFC[1:0]	CTSU Multi-Clock Counter 0 0: Multi-clock 0 0 1: Multi-clock 1 1 0: Multi-clock 2 1 1: Multi-clock 3	R/W
4:2	_	These bits are read as 0. The write value should be 0.	R/W
5	ICOMPRST	CTSU CTSUICOMP1 Flag Reset	W
6	ICOMP1	CTSU Sense Current Error Monitor This bit monitors the error status of the sensor current. 0: Normal sensor current 1: Abnormal sensor current	R
7	ICOMP0	TSCAP Voltage Error Monitor This bit monitors the error status of the TSCAP voltage. 0: Normal TSCAP voltage 1: Abnormal TSCAP voltage	R
10:8	STC[2:0]	CTSU Measurement Status Counter These counters indicate the current measurement status. 0 0 0: Status 0 0 0 1: Status 1 0 1 0: Status 2 0 1 1: Status 3 1 0 0: Status 4 1 0 1: Status 5	R
11	—	This bit is read as 0. The write value should be 0.	R/W
12	DTSR	CTSU Data Transfer Status Flag This flag indicates whether or not the measurement result stored in the sensor counter or CFC counter was read. 0: Read 1: Not read	R



Symbol	Function	R/W
SENSOVF	CTSU Sensor Counter Overflow Flag This flag indicates an overflow on the sensor counter. 0: No overflow occurred 1: Overflow occurred	R/W
SUOVF	CTSU SUCLK Counter Overflow Flag This flag indicates an overflow of the SUCLK counter for the drive pulse clock or the frequency spreading clock. 0: No overflow occurred 1: Overflow occurred	R/W
PS	CTSU Mutual Capacitance Status Flag This flag indicates the measurement status in mutual capacitance mode. 0: First measurement 1: Second measurement	R
CFCRDCH[5:0]	CTSU CFC Read Channel Select 0x00: TS00 0x02: TS02 (CFC) 0x04: TS04 0x05: TS05 0x06: TS06 0x07: TS07 0x08: TS08 (CFC) 0x09: TS09 (CFC) 0x08: TS10 (CFC) 0x08: TS11 (CFC) 0x001: TS12 (CFC) 0x010: TS13 (CFC) 0x02: TS14 (CFC) 0x04: TS16 (CFC) 0x07: TS15 (CFC) 0x08: TS14 (CFC) 0x09: TS15 (CFC) 0x10: TS16 (CFC) 0x11: TS17 0x12: TS18 0x15: TS21 0x16: TS22 0x17: TS23 0x18: TS24 0x19: TS25 0x11: TS26 (CFC) 0x12: TS28 (CFC) 0x11: TS29 (CFC) 0x12: TS30 (CFC) 0x14: TS29 (CFC) 0x15: TS31 (CFC) 0x12: TS33 (CFC) 0x21: TS33 (CFC) 0x22: TS34 (CFC) 0x22: TS34 (CFC) 0x22: TS34 (CFC)	R/W
_	These bits are read as 0. The write value should be 0.	R/W
	Symbol SENSOVF SUOVF PS CFCRDCH[5:0]	Symbol Function SENSOVF CTSU Sensor Counter Overflow Flag This flag indicates an overflow on the sensor counter. 0: No overflow occurred SUOVF CTSU SUCLK Counter Overflow Flag This flag indicates an overflow of the SUCLK counter for the drive pulse clock or the frequency spreading clock. 0: No overflow occurred PS CTSU Mutual Capacitance Status Flag This flag indicates the measurement 1: Overflow occurred CFCRDCH[5:0] CTSU CFC Read Channel Select 0x00: TS00 0x02: TS02 (CFC) 0x04: TS04 0x05: TS05 0x06: TS06 0x07: TS07 0x08: TS10 (CFC) 0x08: TS10 (CFC) 0x08: TS11 (CFC) 0x08: TS11 (CFC) 0x08: TS11 (CFC) 0x08: TS11 (CFC) 0x08: TS11 (CFC) 0x07: TS12 (CFC) 0x08: TS14 (CFC) 0x07: TS13 (CFC) 0x08: TS14 (CFC) 0x07: TS15 (CFC) 0x11: TS15 (CFC) 0x11: TS15 (CFC) 0x11: TS16 (CFC) 0x12: TS18 (CFC) 0x14: TS24 0x19: TS22 0x17: TS23 0x18: TS24 0x19: TS22 0x17: TS23 0x18: TS24 0x19: TS22 0x17: TS23 0x18: TS24 0x19: TS25 0x1A: TS26 (CFC) 0x1A: TS26 (CFC) 0x1A: TS26 (CFC) 0x1A: TS26 (CFC) 0x1A: TS26 (CFC) 0x1A: TS28 (CFC) 0x1A: TS28 (CFC) 0x1A: TS28 (CFC) 0x1A: TS28 (CFC) 0x1A: TS28 (CFC) 0x2: TS31 (CFC) 0x2: TS31 (CFC) 0x2: TS33 (CFC)

The CTSU Status Register (CTSUSR/CTSUSRH/CTSUSRL/CTSUSR2/CTSUST/CTSUSR0) is a 32-bit, 16-bit, and 8-bit read/write register.

The CTSUSR is accessed in 32-bit units. The CTSUSRH (bits [31:16] in CTSUSR) and CTSUSRL (bits [15:0] in CTSUSR) are accessed in 16-bit units. The CTSUSR2 (bits [23:16] in CTSUSR), CTSUST (bits [15:8] in CTSUSR), and CTSUSR0 (bits [7:0] in CTSUSR) are accessed in 8-bit units.

When using the CTSUCRA.INIT bit to clear an overflow flag, make sure that the CTSUCRA.STRT bit is 0.

MFC[1:0] bits (CTSU Multi-Clock Counter)

The MFC[1:0] bits indicate the clock being measured while multi-clock measuring (CTSUCRA.FCMODE = 1).

It is valid only when the SDPSEL bit is set to 0.



ICOMPRST bit (CTSU CTSUICOMP1 Flag Reset)

When 1 is written to the ICOMPRST bit, the ICOMP0 and ICOMP1 bits are cleared.

ICOMP1 bit (CTSU Sense Current Error Monitor)

The ICOMP1 bit specifies that the measurement current is equal to the measurement range set by the ATUNE[1:0] bit. This is set to 1 when the current is excessive.

Adjust the settings to achieve the appropriate range.

When 1 is written to the ICOMPRST or CTSUCRA.PON bit, the ICOMP1 flag is cleared. When the ICOMP1 bit is 1, the sensor counter becomes 0xFFFF.

ICOMP0 bit (TSCAP Voltage Error Monitor)

The ICOMP0 bit monitors the TSCAP voltage and is set to 1 if the voltage becomes abnormal.

If the amount of offset current set with the CTSUSO register exceeds the measured current during the capacitance measurement, the TSCAP voltage will be abnormal and the capacitance measurement will not be performed correctly.

If an error occurs in the TSCAP voltage while the correct CTSUSO setting was used for the measurement, a hardware failure such as a wire breakage may be the cause.

STC[2:0] bits (CTSU Measurement Status Counter)

The STC[2:0] bits indicate the current measurement status.

DTSR flag (CTSU Data Transfer Status Flag)

The DTSR flag indicates whether the measurement result stored in the sensor counter or the CFC counter was read. The flag is set to 1 when measurement completes and 0 when the sensor counter or the CFC counter is read by software or the DTC. The flag can also be cleared using the CTSUCRA.INIT bit.

SENSOVF flag (CTSU Sensor Counter Overflow Flag)

When an overflow occurred in the sensor counter (CTSUSCNT.SENSCNT[15:0]), the SENSOVF bit is set to 1.

When an overflow occurs, the counter value is set to 0xFFFF.

If the SENSOVF bit is set to 1 after the measurement is completed, use the measurement results of each channel to determine which channel the overflow occurred.

This flag is cleared by writing 0 after reading 1 by software. It is also cleared by the CTSUCRA.INIT bit.

PS flag (CTSU Mutual Capacitance Status Flag)

When the MD1 bit is set to 1, this flag indicates the measurement status and whether the measurement order is first or second in two measurements per channel.

When the MD1 bit is set to 0, this flag is always set to 0.

CFCRDCH[5:0] bits (CTSU CFC Read Channel Select)

The CFCRDCH[5:0] bits should be set to 0x00 before starting the measurement with the CTSUCRA.STRT bit set to 1.

By reading the CTSUCFCCNT register, these bits are updated on the next read channel. When the CFC of the selected channel is not valid during a read, it is automatically incremented to the valid channel.

When reading a particular channel, the CTSUCFCCNT register should be read after setting the channel corresponding to the CFCRDCH[5:0] bits. Only the target channel of CFC can be set. It is valid when MD2 = 1.



34.2.9 CTSUSO/CTSUSO1/CTSUSO0 : CTSU Sensor Offset Register

Base address:	СТ	SU =	0x4	008_	_200	0																										
Offset address:	0x2 0x2	0 (C [.] 2 (C [.]	TSU TSU	SO/0 SO1	CTSI)	JSO	0)																									
Bit position:	31							24	23			20			17							10	9									0
Bit field:	SDPA[7:0] SSDIV[V[3:0]	_	_			ŝ	SNUI	Л[7 :С]							SO[9:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
9:0	SO[9:0]	CTSU Sensor Offset Adjustment Adjusts the CTSU sensor offset current.	R/W
		0x000: Current offset is 0. 0x001: Current offset is 1. 0x002: Current offset is 2. : : 0x3FE: Current offset is 1022.	
		0x3FF: Current offset is 1023 (maximum).	
17:10	SNUM[7:0]	CTSU Measurement Count Setting These bits set the number of measurement repetitions.	R/W
19:18	—	These bits are read as 0. The write value should be 0.	R/W
23:20	SSDIV[3:0]	Spread Spectrum Frequency The SSDIV[3:0] bits set the division setting value of the spread spectrum clock based on the division setting of the base clock. It is enabled when CTSUCRA.SDPSEL = 0.	R/W
31:24	SDPA[7:0]	CTSU Base Clock Setting ^{*2} 0x00: Operating clock divided by 2 when CTSUCRA.SDPSEL = 0 ^{*1} SUCLK divided by 1 when CTSUCRA.SDPSEL = 1 ^{*1} 0x01: Operating clock divided by 4 when CTSUCRA.SDPSEL = 0 SUCLK divided by 2 when CTSUCRA.SDPSEL = 1 0x02: Operating clock divided by 6 when CTSUCRA.SDPSEL = 0 SUCLK divided by 3 when CTSUCRA.SDPSEL = 1 0x03: Operating clock divided by 8 when CTSUCRA.SDPSEL = 0 SUCLK divided by 4 when CTSUCRA.SDPSEL = 1 0x05: Operating clock divided by 510 when CTSUCRA.SDPSEL = 1 0xFE: Operating clock divided by 510 when CTSUCRA.SDPSEL = 1 0xFF: Operating clock divided by 512 when CTSUCRA.SDPSEL = 1 0xFF: Operating clock divided by 512 when CTSUCRA.SDPSEL = 0 SUCLK divided by 256 when CTSUCRA.SDPSEL = 1	R/W

Note 1. In the mutual capacity mode (CTSUCRA.CTSUMD1 = 1) or in the fast measurement mode (CTSUCRA.CTSUMD1 = 1) When CTSUCRA.CTSUMD2 = 1, the high frequency noise reduction function is disabled (CTSUCRB CTSUSOFF = 1), these bits should not set to 0x00.

Note 2. 0x00 to 0x3F are selectable when SDPSEL is 0 (CTSU1 compatible pulse mode).

The CTSU Sensor Offset Register (CTSUSO/CTSUSO1/CTSUSO0) is a 32-bit and 16-bit read/write register.

The CTSU Sensor Offset Register is accessed in 32-bit units. The CTSUSO1 (bits [31:16] in CTSU Sensor Offset Register) and CTSUSO0 (bits [15:0] in CTSU Sensor Offset Register) are accessed in 16-bit units.

After a CTSU_CTSUWR interrupt occurs, write to the CTSU Sensor Offset Register register. The write to the CTSU Sensor Offset Register register causes a transition to Status 3. Set all of the bits in a single operation when writing to the CTSU Sensor Offset Register.

SO[9:0] bits (CTSU Sensor Offset Adjustment)

The amount of current changed by touch should be within the range set by the CTSUCRA.ATUNE0 and CTSUCRA.ATUNE0 bits.

SNUM[7:0] bits (CTSU Measurement Count Setting)

When CTSUCRA.SDPSEL = 0, the SNUM[7:6] bits are set to 00b.



The SNUM[5:0] bits are used in CTSUCRB.PRRATIO[3:0] and repetition of one unit of measurement with a random number period as determined by CTSUCRB.PRMODE[1:0].

The number of repetitions is (SNUM[5:0] bits + 1).

When CTSUCRA.SDPSEL bit is 1, the SNUM[7:0] bits set the time of measurements using the following formula:

Measurement time = (STCLK cycle \times 8) \times SNUM[7:0] bits + 1)

SSDIV[3:0] bits (Spread Spectrum Frequency)

The SSDIV[3:0] bits set the division setting value of the spread spectrum clock based on the division setting of the base clock. To determine the SSDIV[3:0] settings, see Table 34.5.

This setting is enabled only when the SDPSEL bit = 0 and the SOFF bit = 0.

Base clock frequency fb (MHz)	SSDIV[3:0] bit setting
4.00 ≤ fb	0x0
2.00 ≤ fb < 4.00	0x1
1.33 ≤ fb < 2.00	0x2
1.00 ≤ fb < 1.33	0x3
0.80 ≤ fb < 1.00	0x4
0.67 ≤ fb < 0.80	0x5
0.57 ≤ fb < 0.67	0x6
0.50 ≤ fb < 0.57	0x7
0.44 ≤ fb < 0.50	0x8
0.40 ≤ fb < 0.44	0x9
0.36 ≤ fb < 0.40	0xA
0.33 ≤ fb < 0.36	0xB
0.31 ≤ fb < 0.33	0xC
0.29 ≤ fb < 0.31	0xD
0.27 ≤ fb < 0.29	0xE
fb < 0.27	0xF

SDPA[7:0] bits (CTSU Base Clock Setting)

When CTSUCRA.SDPSEL = 0, the SDPA[7:0] bits select the base clock used as the source for the sensor drive pulse by dividing the operating clock.

When CTSUCRA.SDPSEL = 1, the SDPA[7:0] bits select the sensor drive pulse by dividing the SUCLK.

34.2.10 CTSUSCNT/CTSUSC : CTSU Sensor Counter Register





Bit	Symbol	Function	R/W
15:0	SENSCNT[15:0]	CTSU Sensor Counter These bits indicate the measurement result of the sensor ICO. They read 0xFFFF when an overflow occurs.	R
31:16	SUCKCNT[15:0]	CTSU SUCLK Counter These bits indicate the measurement result of SUCLK clock count results. They read 0xFFFF when an overflow occurs.	R

The CTSU Sensor Counter Register (CTSUSCNT/CTSUSC) is a 32-bit and 16-bit read-only register.

The CTSUSCNT is accessed in 32-bit units. CTSUSC (bits [15:0] in CTSUSCNT) is accessed in 16-bit units.

After a CTSU_CTSURD interrupt is generated, read from the CTSUSCNT/CTSUSC counter.

SENSCNT[15:0] bits (CTSU Sensor Counter)

The SENSCNT[15:0] bits have the count result of the sensor ICO.

The average oscillation frequency can be calculated and converted to the measured current by dividing the count result by the measurement time.

It can be cleared by writing 1 to the CTSUCRA.INIT bit.

SUCKCNT[15:0] bits (CTSU SUCLK Counter)

The SUCKCNT[15:0] bits store the SUCLK clock count result.

The average frequency of SUCLK can be calculated by dividing the count result by the measurement time.

It is cleared by writing 1 to the CTSUCRA.INIT bit.

34.2.11 CTSUCALIB/CTSUDBGR1/CTSUDBGR0 : CTSU Calibration Register

Base address: CTSU = 0x4008_2000

Offset address: 0x28 (CTSUCALIB/CTSUDBGR0)

	0x2A (C	TSUDBO	GR1)													
Bit position:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field:	TXRE V	CCOC ALIB	CCOC LK	DACC LK	SUCA RRY	SUMS EL	DACC ARRY	DACM SEL	_	CFCM ODE			CFCSI	EL[5:0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	-	DCOF F	CFCR DMD	IOC	CNTR DSEL	TSOC	SUCL KEN	CLKSE	EL[1:0]	DRV	TSOD	_	-
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	—	These bits are read as 0. The write value should be 0.	R/W
2	TSOD	TS Pin Fixed Output 0: Capacitance measurement mode 1: Output high or low from TS terminals (controlling by the IOC bit)	R/W
3	DRV	Power Supply Calibration Select This bit forces the CTSU power supply. 0: Capacitance measurement mode 1: Power supply calibration mode	R/W
5:4	CLKSEL[1:0]	Observation Clock Select These bits select observation of 3 clocks generated by the CTSU analog macro. 0 0: Not selected (L fixed output) 0 1: Measurement clock (divided by 8) 1 0: CFC clock (divided by 8) 1 1: SUCLK (divided by 8)	R/W



Bit	Symbol	Function	R/W
6	SUCLKEN	SUCLK Forced Oscillation Control This bit oscillates the SUCLK oscillator when not measuring.	R/W
		0: SUCLK oscillation only during measurement1: SUCLK always oscillates	
7	TSOC	Switched Capacitor Operation Calibration Select Bit	R/W
		0: Capacitance measurement mode1: Switched capacitor operation calibration mode	
8	CNTRDSEL	Read Count Select of Sensor Counter This bit selects the number of times to read the sensor counter register.	R/W
		0: Read once 1: Read twice	
9	IOC	TS Pin Fixed Output Value Set This bit selects the output level of TS pins when CTSUCALIB.TSOD bit is 1.	R/W
		0: Low level 1: High level	
10	CFCRDMD	CFC Counter Read Mode Select This bit is set to 1 to enter mutual capacitance parallel measurement mode using CFC pins.	R/W
		0: Except for mutual capacitance parallel measurement mode1: Mutual capacitance parallel measurement mode	
11	DCOFF	Down Converter Control This bit controls operation of the voltage down converter.	R/W
		0: Voltage down converter operation (TSCAP voltage generation)1: The voltage down converter is off	
15:12	Τ	These bits are read as 0. The write value should be 0.	R/W
21:16	CFCSEL[5:0]	Observation CFC Clock Select When CLKSEL[1:0] = 11b, these bits select the CFC clock channel to output as the observation clock.	
22	CFCMODE	CFC Oscillator Calibration Mode Select	R/W
		0: CFC current measurement (Capacitance measurement mode)1: External current measurement for calibration	
23	\top	This bit is read as 0. The write value should be 0.	R/W
24	DACMSEL	Current Offset DAC Current Matrix Calibration Select	R/W
		0: Capacitance measurement mode1: Current offset DAC current Calibration mode	
25	DACCARRY	Offset Current Adjustment for Calibration	R/W
		0: Normal operation1: All current sources can be turned on	
26	SUMSEL	Current Control Oscillator Input Current Matrix Calibration Select	R/W
		0: Capacitance measurement mode1: Current control oscillator input current matrix calibration mode	
27	SUCARRY	Current Control Oscillator Input Current Adjustment for SUCLK This bit enables all current sources to be turned on for calibration.	R/W
		0: Normal operation1: All current sources can be turned on	
28	DACCLK	Modulation Clock Select for Offset Current Circuits	R/W
		0: Operating clock selected by CTSUCRA.CLK [1:0] 1: SUCLK	
29	CCOCLK	Modulation Clock Select for Current Controlled Oscillator Input Current of SUCLK	R/W
		0: Operating clock selected by CTSUCRA.CLK [1:0] 1: SUCLK	
30	CCOCALIB	Calibration Selection of Current Controlled Oscillator for Measurement	R/W
		0: Capacitance measurement mode 1: Oscillator calibration mode	



Bit	Symbol	Function	R/W
31	TXREV	Transmit Pin Inverted Output This bit controls the polarity of the pulse output from the transmission pin.	R/W
		0: Normal	
		1: Invert	

The CTSU Calibration Register (CTSUCALIB/CTSUDBGR1/CTSUDBGR0) is a 32-bit and 16-bit read/write register.

The CTSUCALIB is accessed in 32-bit units. The CTSUDBGR1 (bits [31:16] in CTSUCALIB) and CTSUDBGR0 (bits [15:0] in CTSUCALIB) are accessed in 16-bit units.

TSOD bit (TS Pin Fixed Output)

The TSOD bit controls the output of all TS pins.

When the TSOD = 1, the valid channel outputs the value of the IOC bit according to the power supply of the TXVSEL[1:0] bits.

DRV bit (Power Supply Calibration Select)

DRV bit is used as a calibration for power supply.

CLKSEL[1:0] bits (Observation Clock Select)

CLKSEL[1:0] bits selects a clock that can be observed on the external pin.

TSOC bit (Switched Capacitor Operation Calibration Select Bit)

When the TSOC bit is set to 1, the TS terminal switching capacitor operation stops and the CTSU current can be measured. The bit is used for calibration of the current control oscillator based on this current.

CNTRDSEL bit (Read Count Select of Sensor Counter)

Set the CNTRDSEL bit to 0 to read the sensor counter.

To read the sensor and SUCLK counters twice with 16-bit access, set this bit to 1.

IOC bit (TS Pin Fixed Output Value Set)

The IOC bit selects the output level of TS pins when the TSOD bit is 1.

CFCRDMD bit (CFC Counter Read Mode Select)

When entering mutual capacitance parallel measurement mode using CFC pins, the CFCRDMD bit is set to 1.

DCOFF bit (Down Converter Control)

The DCOFF bit controls the operation of the voltage down converter to generate TSCAP voltage.

When the DCOFF is set to 0 and PON is set to 1, TSCAP voltage is generated and normal operation is possible.

When the DCOFF is set to 1, voltage down converter is forced to stop and only offset current is output.

CFCSEL[5:0] bits (Observation CFC Clock Select)

The CFCSEL[5:0] bits are enabled when CLKSEL[1:0] = 11b.

These bits select the channel of the CFC clock to be output as the observation clock.

CFCMODE bit (CFC Oscillator Calibration Mode Select)

When the CFCMODE is set to 1, a current equivalent to the SUCLK oscillator and supply current is supplied to the current controlled oscillator in the CFC circuit on each pin.

This current is used to calibrate the current-controlled oscillator characteristics in the CFC circuit on each pin.

DACMSEL bit (Current Offset DAC Current Matrix Calibration Select)

When the DACMSEL is set to 1, current offset DAC current matrix calibration mode is on. This is used for calibration.

DACCARRY bit (Offset Current Adjustment for Calibration)

When the DACCARRY is set to 1, all current sources can be turned on. This is used for calibration.



SUMSEL bit (Current Control Oscillator Input Current Matrix Calibration Select)

When the SUMSEL is set to 1, current control oscillator input current matrix calibration mode is on. This is used for calibration.

SUCARRY bit (Current Control Oscillator Input Current Adjustment for SUCLK)

When the SUCARRY is set to 1, all current sources can be turned on. This is used for calibration.

DACCLK bit (Modulation Clock Select for Offset Current Circuits)

The DACCLK bit selects the modulation clock for the offset current circuit.

CCOCLK bit (Modulation Clock Select for Current Controlled Oscillator Input Current of SUCLK)

The CCOCLK bit selects the clock for the CCO modulation circuit.

CCOCALIB bit (Calibration Selection of Current Controlled Oscillator for Measurement)

When the CCOCALIB is set to 1, the input current of the SUCLK current control oscillator and the measurement current control oscillator are swapped.

The characteristics of the measurement current controlled oscillator can be calibrated by supplying the input current of the SUCLK current controlled oscillator to the measurement current controlled oscillator.

TXREV bit (Transmit Pin Inverted Output)

When the TXREV is set to 1, the pulse output from the transmit pin can be inverted.

34.2.12 CTSUSUCLKA/CTSUSUCLK1/CTSUSUCLK0 : CTSU Sensor Unit Clock Control Register A

Base address: CTSU = 0x4008_2000 Offset address: 0x2C (CTSUSUCLKA/CTSUSUCLK0) 0x2E (CTSUSUCLK1)

Bit position:	31							24	23							16	15							8	7							0
Bit field:			SU	MUL	.TI1[7	7:0]					S	UAD	J1[7:	0]					SL	IMUL	.TI0[7	':0]					S	UAD	J0[7:	0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
7:0	SUADJ0[7:0]	CTSU SUCLK Frequency Adjustment These bits adjust the SUCLK frequency.	R/W
15:8	SUMULTI0[7:0]	CTSU SUCLK Multiplier Rate Setting These bits set the multiplier rate of SUCLK relative to STCLK. 0x00: 1 0x01: 2 0x02: 3 0x03: 4 : 0xFE: 255 0xFF: 256	R/W
23:16	SUADJ1[7:0]	CTSU SUCLK Frequency Adjustment These bits adjust the SUCLK frequency.	R/W
31:24	SUMULTI1[7:0]	CTSU SUCLK Multiplier Rate Setting These bits set the multiplier rate of SUCLK relative to STCLK. 0x00: 1 0x01: 2 0x02: 3 0x03: 4 : 0xFE: 255 0xFF: 256	R/W



The CTSU Sensor Unit Clock Control Register A (CTSUSUCLKA/CTSUSUCLK1/CTSUSUCLK0) is a 32-bit and 16-bit read/write register.

The CTSUSUCLKA is accessed in 32-bit units. The CTSUSUCLK1 (bits [31:16] in CTSUSUCLKA) and CTSUSUCLK0 (bits [15:0] in CTSUSUCLKA) are accessed in 16-bit units.

SUADJ0[7:0] and SUADJ1[7:0] bits (CTSU SUCLK Frequency Adjustment)

The SUADJ0[7:0] and SUADJ1[7:0] bits set the initial value of the SUCLK frequency. The drift is adjusted and the SUADJ0[7:0] and SUADJ1[7:0] bits are updated based on the clock recovery function.

SUMULTI0[7:0] and SUMULTI1[7:0] bits (CTSU SUCLK Multiplier Rate Setting)

The SUMULTI0[7:0] and SUMULTI1[7:0] bits set the multiplier rate of SUCLK relative to STCLK. The SUCLK clock frequency should be set in the range of 16 MHz to 40 MHz.

These bits compare the STCLK with the SUCLK divided by the SUMULTI0[7:0] and SUMULTI1[7:0] bits setting, and the SUMULTI0[7:0] and SUMULTI1[7:0] are updated based on comparison result.

34.2.13 CTSUSUCLKB/CTSUSUCLK3/CTSUSUCLK2 : CTSU Sensor Unit Clock Control Register B

Base address: CTSU = 0x4008_2000

Offset address: 0x30 (CTSUSUCLKB/CTSUSUCLK2) 0x32 (CTSUSUCLK3)

Bit position:	31							24	23							16	15							8	7							0
Bit field:			SU	MUL	.TI3[7	':0]					รเ	JAD	13[7:0	0]					SU	MUL	TI2[7	:0]					S	UAD	J2[7:	0]		
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
7:0	SUADJ2[7:0]	CTSU SUCLK Frequency Adjustment These bits adjust the SUCLK frequency.	R/W
15:8	SUMULTI2[7:0]	CTSU SUCLK Multiplier Rate Setting These bits set the multiplier rate of SUCLK relative to STCLK. 0x00: 1 0x01: 2 0x02: 3 0x03: 4 0xFE: 255 0xFF: 256	R/W
23:16	SUADJ3[7:0]	CTSU SUCLK Frequency Adjustment These bits adjust the SUCLK frequency.	R/W
31:24	SUMULTI3[7:0]	CTSU SUCLK Multiplier Rate Setting These bits set the multiplier rate of SUCLK relative to STCLK. 0x00: 1 0x01: 2 0x02: 3 0x03: 4 : 0xFE: 255 0xFF: 256	R/W

The CTSU Sensor Unit Clock Control Register B (CTSUSUCLKB/CTSUSUCLK3/CTSUSUCLK2) is a 32-bit and 16-bit read/write register.

The CTSUSUCLKB is accessed in 32-bit units. The CTSUSUCLK3 (bits [31:16] in CTSUSUCLKB) and CTSUSUCLK2 (bits [15:0] in CTSUSUCLKB) are accessed in 16-bit units.

RENESAS

SUADJ2[7:0] and SUADJ3[7:0] bits (CTSU SUCLK Frequency Adjustment)

The SUADJ2[7:0] and SUADJ3[7:0] bits set the initial value of the SUCLK frequency. As the drift is adjusted, the SUADJ2[7:0] and SUADJ1[7:0] bits are updated.

SUMULTI2[7:0] and SUMULTI3[7:0] bits (CTSU SUCLK Multiplier Rate Setting)

The SUMULTI2[7:0] and SUMULTI3[7:0] bits set the multiplier rate of SUCLK relative to STCLK. The SUCLK clock frequency should be set in the range of 16 MHz to 40 MHz.

These bits compare the STCLK with the SUCLK divided by the SUMULTI2[7:0] and SUMULTI3[7:0] bits setting, and the SUADJx[7:0] bits are updated based on comparison result.

34.2.14 CTSUCFCCNT/CTSUCFCCNTL : CTSU CFC Counter Register

Base address: CTSU = 0x4008 2000 Offset address: 0x34 Bit position: 31 15 0 CFCCNT[15:0] Bit field Value after reset: 0

Bit	Symbol	Function	R/W
15:0	CFCCNT[15:0]	CTSU CFC Counter These bits indicate the CFC counter value of the channel shown in the CTSUSR.CFCRDCH[5:0] register.	R
31:16	—	These bits are read as 0. The write value should be 0.	R

The CTSU CFC Counter Register (CTSUCFCCNT/CTSUCFCCNTL) is a 32-bit, 16-bit read-only register.

The CTSUCFCCNT is accessed in 32-bit units. The CTSUCFCCNTL (bits [15:0] in CTSUCFCCNT) is accessed in 16-bit units.

CFCCNT[15:0] bits (CTSU CFC Counter)

The CFCCNT[15:0] bits indicate the CFC counter value of the channel shown in the CTSUSR.CFCRDCH[5:0] register. The CFC Counter is read each time, the CTSUSR.CFCRDCH[5:0] bits are automatically updated to the next valid channel. When read the measurement result, read the number of valid channels and the CTSUCFCCNT register.

34.2.15 CTSUTRIMA : CTSU Trimming Register A

Base address: FLCN = 0x407E_C000

Offset address: 0x03A4

Bit position:	31							24	23							16	15							8	7							0
Bit field:			SU	ADJT	RIM	[7:0]					SI	JAD	JD[7:	0]					DA	ACTF	RIM[7	:0]					F	rtrii	M[7:0)]		
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	RTRIM[7:0]	CTSU Reference Resistance Adjustment The full scale of the offset current at the initial value is set to 160 μ A at 25°C.	R/W
15:8	DACTRIM[7:0]	Linearity Adjustment of Offset Current	R/W
23:16	SUADJD[7:0]	CTSU SUCLK Frequency Adjustment These bits adjust the SUCLK frequency when the CTSUCRA.CTSUFCMODE bit is 0.	R/W
31:24	SUADJTRIM[7:0]	Coefficient of variation for the reference load resistance The coefficient of variation for the 120 k Ω reference load resistance is stored.	R/W



34.2.16 CTSUTRIMB : CTSU Trimming Register B

Base address: FLCN = 0x407E_C000

Offset address: 0x03A8

Bit position:	31							24	23							16	15							8	7							0
Bit field:			TR	ESU	LT3[7	7:0]					TR	ESU	LT2[7	7:0]					TR	ESU	LT1[7	7:0]					TR	ESU	LT0[7	7:0]		
Value after reset:	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

Bit	Symbol	Function	R/W
7:0	TRESULT0[7:0]	The coefficient of variation for the 7.5 $k\Omega$ reference load resistance is stored.	R/W
15:8	TRESULT1[7:0]	The coefficient of variation for the 15 k Ω reference load resistance is stored.	R/W
23:16	TRESULT2[7:0]	The coefficient of variation for the 30 k Ω reference load resistance is stored.	R/W
31:24	TRESULT3[7:0]	The coefficient of variation for the 60 k Ω reference load resistance is stored.	R/W



35. Data Operation Circuit (DOC)

35.1 Overview

The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated. Table 35.1 lists the DOC specifications and Figure 35.1 shows a block diagram.

Table 35.1DOC specifications

Item	Description
Data operation function	16-bit data comparison, addition, and subtraction
Module-stop function	The module-stop state can be set to reduce power consumption.
Interrupts and event link function (DOC_DOPCI)	 An interrupt occurs on the following conditions: The compared values either match or mismatch The result of data addition is greater than 0xFFFF The result of data subtraction is less than 0x0000



Figure 35.1 DOC block diagram

35.2 DOC Register Descriptions

35.2.1 DOCR : DOC Control Register





Bit	Symbol	Function	R/W
1:0	OMS[1:0]	Operating Mode Select	R/W
		0 0: Data comparison mode	
		0 1: Data addition mode	
		1 0: Data subtraction mode	
		1 1: Setting prohibited	
2	DCSEL ^{*1}	Detection Condition Select	R/W
		0: Set DOPCF flag when data mismatch is detected	
		1: Set DOPCF flag when data match is detected	
4:3	—	These bits are read as 0. The write value should be 0.	R/W
5	DOPCF	DOC Flag	R
		Indicates the result of an operation.	
6	DOPCFCL	DOPCF Clear	R/W
		0: Retain DOPCF flag state	
		1: Clear DOPCF flag	
7	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only valid when data comparison mode is selected.

OMS[1:0] bits (Operating Mode Select)

The OMS[1:0] bits select the operating mode of the DOC.

DCSEL bit (Detection Condition Select)

The DCSEL bit selects the detection condition in data comparison mode. This bit is only valid when data comparison mode is selected.

DOPCF flag (DOC Flag)

The DOPCF flag indicates the result of an operation.

[Setting conditions]

- The result of data comparison matches the condition selected in the DCSEL bit
- A data addition result is greater than 0xFFFF
- A data subtraction result is less than 0x0000

[Clearing condition]

• Writing 1 to the DOPCFCL bit

DOPCFCL bit (DOPCF Clear)

Setting the DOPCFCL bit to 1 clears the DOPCF flag. This bit is read as 0.

35.2.2 DODIR : DOC Data Input Register

Base address:	DOC = 0	x4005_4	100													
Offset address:	0x02	<02														
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	n/a	It stores 16-bit data used in the operations.	R/W



35.2.3 DODSR : DOC Data Setting Register

Base address:	DOC = 0	x4005_4	100													
Offset address:	0x04															
Pit position:	15	14	12	10	11	10	0	0	7	6	Б	4	2	2	1	0
Bit position.	15	14	15	12	11	10	9	0		0	5	4				
Bit field:																
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	n/a	It stores 16-bit data used as a reference in data comparison mode. This register also stores the results of operations in data addition and subtraction modes.	R/W

35.3 Operation

35.3.1 Data Comparison Mode

Figure 35.2 shows an example operation in data comparison mode operation by the DOC. The following sequence is an example operation when DCSEL is set to 0 (data mismatch is detected as a result of data comparison):

- 1. Write 00b to the DOCR.OMS[1:0] bits to select data comparison mode.
- 2. Set 16-bit reference data in DODSR.
- 3. Write the 16-bit data for comparison to DODIR.
- 4. Continue writing the 16-bit data until all data for comparison is written to DODIR.
- 5. If a value written to DODIR does not match that in DODSR, the DOCR.DOPCF flag is set to 1.



Figure 35.2 Example of operation in data comparison mode

35.3.2 Data Addition Mode

Figure 35.3 shows an example operation in data addition mode. The steps are as follows:

- 1. Write 01b to the DOCR.OMS[1:0] bits to select data addition mode.
- 2. Set 16-bit data as the initial value in the DODSR register.
- 3. Write the 16-bit data to be added to the DODIR register. The result of the operation is stored in the DODSR register.
- 4. Continue writing the 16-bit data until all data to be added is written to the DODIR.
- 5. If the result of an operation is greater than 0xFFFF, the DOCR.DOPCF flag is set to 1.



RA2L1 User's Manual





35.3.3 Data Subtraction Mode

Figure 35.4 shows an example operation in data subtraction mode. The steps are as follows:

- 1. Write 10b to the DOCR.OMS[1:0] bits to select data subtraction mode.
- 2. Set 16-bit data as the initial value in the DODSR register.
- 3. Write the 16-bit data to be subtracted to the DODIR register. The result of the operation is stored in DODSR.
- 4. Continue writing the 16-bit data to the DODIR register until all data to be subtracted is written.
- 5. If the result of an operation is less than 0x0000, the DOCR.DOPCF flag is set to 1.



Figure 35.4 Example of operation in data subtraction mode

35.4 Interrupt Source

The DOC generates the DOC interrupt (DOC_DOPCI) as an interrupt request. Table 35.2 describes the DOC interrupt request.



Table 35.2 Interrupt request from DOC

Interrupt request	Status flag	Interrupt source
DOC interrupt	DOPCF	 The result of data comparison matches the condition selected in the DOCR.DCSEL bit. The result of data addition is greater than 0xFFFF. The result of data subtraction is less than 0x0000.

35.5 Output of an Event Signal to the Event Link Controller (ELC)

The DOC outputs an event signal for the ELC under the following conditions:

- The compared values either match or mismatch
- The data addition result is greater than 0xFFFF
- The data subtraction result is less than 0x0000

This signal can be used to initiate operations by other modules selected in advance and can also be used as an interrupt request. When an event signal is generated, the DOC Flag (DOCR.DOPCF) is set to 1.

35.6 Usage Notes

35.6.1 Settings for the Module-Stop State

The module Stop Control Register C (MSTPCRC) can enable or disable DOC operation. The DOC is initially stopped after reset. Releasing the module-stop state enables access to the registers. For details, see section 10, Low Power Modes.



36. SRAM

36.1 Overview

The MCU provides an on-chip, high-density SRAM module with either parity-bit checking or Error Correction Code (ECC). The first 16 KB area of the SRAM0 is the ECC. Parity check is performed on the other areas.

Table 36.1 lists the SRAM specifications.

 Table 36.1
 SRAM specifications

Parameter	Without ECC	With ECC
SRAM capacity	SRAM0: 16 KB	SRAM0: 16 KB
SRAM address	SRAM0: 0x2000_4000 to 0x2000_7FFF	SRAM0: 0x2000_0000 to 0x2000_3FFF
Access	0 wait For details, see section 36.3.6. Access Cycle	
Parity	Even parity with 8-bit data and 1-bit parity	No parity
Error checking	Even parity error check	1-bit error correction and up to 2-bit error detection

Note: SRAM0 and Trace RAM are shared. For the Trace RAM specifications, see ARM[®] CoreSight[™] MTB-M23 Technical Reference Manual (ARM DDI 0564C).

36.2 Register Descriptions

36.2.1 PARIOAD : SRAM Parity Error Operation After Detection Register

Base address: SRAM = 0x4000_2000

Offset address: 0x00

Bit position:	7	6	5	4	3	2	1	0
Bit field:	—	_	_	_	_	_	_	OAD
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	OAD	Operation After Detection	R/W
		0: Non-maskable interrupt 1: Reset	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

The PARIOAD register controls the operation on detection of a parity error. The SRAM Protection Register (SRAMPRCR) protects this register against writes. Always set the SRAMPRCR bit in SRAMPRCR to 1 before writing to this bit. Do not write to the PARIOAD register while accessing the SRAM.

OAD bit (Operation After Detection)

The OAD bit specifies the generation of either a reset or non-maskable interrupt when a parity error is detected. The OAD bit is commonly used for SRAM0 (without ECC).

36.2.2 SRAMPRCR : SRAM Protection Register





Bit	Symbol	Function	R/W
0	SRAMPRCR	Register Write Control	R/W
		0: Disable writes to protected registers	
		1: Enable writes to protected registers	
7:1	KW[6:0]	Write Key Code These bits enable or disable writes to the SRAMPRCR bit	W

SRAMPRCR bit (Register Write Control)

The SRAMPRCR bit controls the write mode of the PARIOAD register. Setting the bit to 1 enables writes to the PARIOAD register. When you write to this bit, always write 0x78 to KW[6:0] bits simultaneously.

KW[6:0] bits (Write Key Code)

The KW[6:0] bits enable or disable writes to the SRAMPRCR bit. When you write to the SRAMPRCR bit, always write 0x78 to these bits simultaneously. When a value other than 0x78 is written to KW[6:0], the SRAMPRCR bit is not updated. The KW[6:0] bits are always read as 0x00.

36.2.3 ECCMODE : ECC Operating Mode Control Register

Base address:	SRAM =	= 0x4000	_2000					
Offset address:	0xC0							
Bit position:	7	6	5	4	3	2	1	0
Bit field:			_	_	_		ECCM	OD[1:0]
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
1:0	ECCMOD[1:0]	 ECC Operating Mode Select 0 0: Disable ECC function 0 1: Setting prohibited 1 0: Enable ECC function without error checking 1 1: Enable ECC function with error checking 	R/W
7:2	—	These bits are read as 0. The write value should be 0.	R/W

The ECCMODE register specifies the ECC operating mode. The ECC Protection Register (ECCPRCR) protects this register against writes. Before writing to this register, set the ECCPRCR bit in the ECCPRCR register to 1 (write protection disabled). Do not write to the ECCMODE register while accessing the SRAM.

ECCMOD[1:0] bits (ECC Operating Mode Select)

The ECCMOD[1:0] bits set the access mode to the ECC area in SRAM0.

36.2.4 ECC2STS : ECC 2-Bit Error Status Register

```
Base address: SRAM = 0x4000_2000
Offset address: 0xC1
```

Bit position:	1	0	э	4	3	2	I	0	
Bit field:	_	_	_	_	_	_	_	ECC2 ERR	
Value after reset:	0	0	0	0	0	0	0	0	'

Bit	Symbol	Function	R/W
0	ECC2ERR	ECC 2-Bit Error Status 0: No 2-bit ECC error occurred 1: 2-bit ECC error occurred	R/W ^{*1}



Bit	Symbol	Function	R/W
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the bit.

ECC2ERR bit (ECC 2-Bit Error Status)

The ECC2ERR bit indicates whether a 2-bit ECC error occurred in the ECC area of SRAM0. When a 2-bit error is detected while ECC operations are enabled and error checking is selected, the ECC2ERR bit is set to 1. The SRAM error signal is also asserted at this time. The 2-bit ECC error can be cleared by writing 0 to the ECC2ERR bit.

The SRAM error can be specified as a non-maskable interrupt or a reset in the ECCOAD register. Do not access the ECC area in SRAM0 while writing 0 to this register.

36.2.5 ECC1STSEN : ECC 1-Bit Error Information Update Enable Register

Base address: SRAM = 0x4000_2000 Offset address: 0xC2 Bit position: 7 6 5 3 2 0 E1STS Bit field: _ ____ ΕN Value after reset: 0 0 0 0 0 Λ 0 0

Bit	Symbol	Function	R/W
0	E1STSEN	ECC 1-Bit Error Information Update Enable	R/W
		0: Disable updating of 1-bit ECC error information	
7:1		These bits are read as 0. The write value should be 0.	R/W

The ECC1STSEN register enables or disables updating of the ECC 1-bit Error Status Register (ECC1STS) in response to a 1-bit error ECC error in the SRAM0 (ECC area).

The ECC Protection Register (ECCPRCR) protects this register against writes. Before writing to this bit, set the ECCPRCR bit in the ECCPRCR register to 1 (write protection disabled).

E1STSEN bit (ECC 1-Bit Error Information Update Enable)

The E1STSEN bit enables or disables updating of the SRAM (ECC area) 1-Bit Error Status Register (ECC1STS) in response to a 1-bit error in the ECC area of SRAM0. This register also functions as an interrupt or a reset mask.

36.2.6 ECC1STS : ECC 1-Bit Error Status Register

Base address:	SRAM =	= 0x4000	_2000					
Offset address:	0xC3							
Bit position:	7	6	5	4	3	2	1	0
Bit field:	_			_	_			ECC1 ERR
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	ECC1ERR	ECC 1-Bit Error Status	R/(W)*1
		0: No 1-bit ECC error occurred 1: 1-bit ECC error occurred	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

Note 1. Only 0 can be written to clear the bit.



ECC1ERR bit (ECC 1-Bit Error Status)

The ECC1ERR bit indicates whether a 1-bit ECC error occurred in the ECC area of SRAM0. When a 1-bit error is detected while ECC operations are enabled and error checking is selected, the ECC1ERR bit is set to 1. The SRAM error signal is also asserted at this time. The 1-bit ECC error can be cleared by writing 0 to the ECC1ERR bit.

The SRAM error can be specified as a non-maskable interrupt or a reset in the ECCOAD register. Do not access the ECC area in SRAM0 while writing 0 to this register.

36.2.7 ECCPRCR : ECC Protection Register



Bit	Symbol	Function	R/W
0	ECCPRCR	gister Write Control	
		0: Disable writes to the protected registers1: Enable writes to the protected registers	
7:1	KW[6:0]	/rite Key Code	
		0x78: Enable write to the ECCPRCR bit Others: Disable write to the ECCPRCR bit	

ECCPRCR bit (Register Write Control)

The ECCPRCR bit controls the write of the ECCMODE, ECC1STSEN, and ECCOAD registers. When this bit is set to 1, writing to the ECCMODE, ECC1STSEN, and ECCOAD registers is enabled. When writing to this bit, write 0x78 to the KW[6:0] bits at the same time.

KW[6:0] bits (Write Key Code)

The KW[6:0] bits enable or disable writes to the ECCPRCR bit. When writing toECCPRCR bit, write 0x78 to the KW[6:0] bits at the same time. When a value other than 0x78 is written to theKW[6:0] bits, the ECCPRCR bit is not updated. The KW[6:0] bits are always read as 0x00.

36.2.8 ECCPRCR2 : ECC Protection Register 2



Bit	Symbol	Function	R/W
0	ECCPRCR2	egister Write Control	
		0: Disable writes to the protected registers1: Enable writes to the protected registers	
7:1	KW2[6:0]	rite Key Code	
		0x78: Enable write to the ECCPRCR2 bit Others: Disable write to the ECCPRCR2 bit	



ECCPRCR2 bit (Register Write Control)

The ECCPRCR2 bit controls the write mode of the ECCETST register. When the ECCPRCR2 bit is set to 1, writes to the ECCETST register is enabled. When writing to this bit, write 0x78 to the KW2[6:0] bits at the same time.

KW2[6:0] bits (Write Key Code)

The KW2[6:0] bits enable or disable writes to the ECCPRCR2 bit. When writing to ECCPRCR2 bit, write 0x78 to the KW2[6:0] bits at the same time. When a value other than 0x78 is written to the KW2[6:0] bits, the ECCPRCR2 bit is not updated. The KW2[6:0] bits are always read as 0x00.

36.2.9 ECCETST : ECC Test Control Register

Base address: SRAM = 0x4000_2000 Offset address: 0xD4 Bit position: 7 6 5 4 3 2 1 0 TSTB Bit field Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	TSTBYP	ECC Bypass Select	R/W
		0: Disable ECC bypass	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

The ECC Protection Register 2 (ECCPRCR2) protects this register against writes. Before writing to this bit, set the ECCPRCR2 bit in the ECCPRCR2 register to 1 (write protection disabled). Do not write to the ECCETST register while accessing the SRAM.

TSTBYP bit (ECC Bypass Select)

The TSTBYP bit enables direct access to the ECC code by bypassing the ECC function. When the ECC bypass function is used, the ECCMOD[1:0] bits in the ECCMODE register are set to 00b. The ECC must be accessed in 32 bits using the same address for 32-bit data. The ECC code is assigned to the lower 7 bits of the 32-bit data. When writing the ECC code, the upper 25 bits are ignored. When reading the ECC code, the upper 25 bits are undefined.

Note: For details of ECC test, see section 36.3.3. ECC Decoder Testing.

36.2.10 ECCOAD : SRAM ECC Error Operation After Detection Register

Base address: SRAM = 0x4000_2000 Offset address: 0xD8 Bit position: 0 6 3 2 7 5 4 1 Bit field: OAD Value after reset: 0 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
0	OAD	Operation After Detection	R/W
		0: Non-maskable interrupt	
		1: Reset	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

The ECC Protection Register (ECCPRCR) protects this register against writes. Before writing to this bit, set the ECCPRCR bit in the ECCPRCR register to 1 (write protection disabled). Do not write to the ECCOAD register while accessing the SRAM.



OAD bit (Operation After Detection)

The OAD bit selects whether to generate a reset or a non-maskable interrupt when an ECC error is detected. The OAD bit in the ECCOAD register is used for SRAM0 (ECC area).

36.2.11 Trace Control (for the MTB)

The Micro Trace Buffer (MTB) has programmable registers to control the behavior of the trace features and the POSITION, MASTER, FLOW, and BASE registers. Table 36.2 shows the registers in offset order from the base address.

Table 36.2	Address	of MTB	registers
		•••••	

Address	Register	Value on reset
MTB_BASE + 0x000	MTB_POSITION	Bits [31:0] = UNKNOWN
MTB_BASE + 0x004	MTB_MASTER	Bits [31] = 0, Bits [30:10] = UNKNOWN, Bits [9:8] = 0, Bits [7] = 1, Bits [6:5] = 0, Bits [4:0] = UNKNOWN
MTB_BASE + 0x008	MTB_FLOW	Bits [31:2] = UNKNOWN, Bits [1:0] = 0
MTB_BASE + 0x00C	MTB_BASE	Bits [31:0] = 0x2000_4000

Note: MTB_BASE = 0x4001_9000

For more information on these registers, see the $ARM^{\mathbb{R}}$ CoreSightTM MTB-M23 Technical Reference Manual (ARM DDI 0564C).

Note: Do not attempt to access reserved or unused address locations.

The MTB for trace is limited from 0x2000_4000 to 0x2000_7FFF.

36.2.12 CoreSight[™] (for MTB)

See the $ARM^{\mathbb{R}}$ CoreSightTM Architecture Specification for more information about the registers and access types. Table 36.3 shows the registers in offset order from the base address.

Table 36.3Address of CoreSight

Address	Register
MTB_BASE + 0xFF0 to 0xFFC	Component ID
MTB_BASE + 0xFE0 to 0xFDC	Peripheral ID
MTB_BASE + 0xFCC	Device Type Identifier
MTB_BASE + 0xFC8	Device Configuration
MTB_BASE + 0xFBC	Device Architecture
MTB_BASE + 0xFB8	Authentication Status
MTB_BASE + 0xFB4	Lock Status
MTB_BASE + 0xFB0	Lock Access

Note: MTB_BASE = 0x4001_9000

For more information on these registers, see the $ARM^{\mathbb{R}}$ CoreSightTM MTB-M23 Technical Reference Manual (ARM DDI 0564C).

Note: Do not attempt to access reserved or unused address locations.

36.3 Operation

36.3.1 ECC Function

You can enable or disable the ECC function by setting the ECCMODE register. By default, the ECC function is disabled and the ECC check type is SEC-DED (Single-Error Correction and Double-Error Detection).

When the ECC function is enabled, 7-bit check bits are appended to the 32-bit data for writes. For reads, 39-bit data (32- bit data and 7-bit check bits) is read from the SRAM (ECC area).



When the ECC function and error checking are both enabled, an error correction is performed if a 1-bit error occurs, and the ECC1ERR bit in the ECC1STS register is set to 1 if the E1STSEN bit in the ECC1STSEN register is 1. If a 2-bit error occurs, the error is detected without error correction, and the ECC2ERR bit in the ECC2STS register is set to 1.

When the ECC function is enabled and error checking is disabled, error correction is performed if a 1-bit error occurs but the ECC1ERR bit in the ECC1STS register is not updated even if the E1STSEN bit in the ECC1STSEN register is 1. If a 2-bit error occurs, the error is detected but the ECC2ERR bit in the ECC2STS register is not updated, and error correction is not performed.

When the ECC function is disabled, neither error correction nor error detection is performed even when a 1-bit or 2-bit error occurs. Therefore, the ECC1ERR bit or ECC2ERR bit is not updated.

It is not possible to confirm the location where the error is detected. Therefore, after an error occurred, update all the data by writing 32-bit data to the SRAM.

The SRAM data is undefined after a power on. If the SRAM is accessed when the ECC function and error checking are both enabled, an ECC error might occur. To avoid this, write 32-bit data to the area used in the SRAM before using the ECC function.

When a read access is performed consecutively after a write access, the read access has priority. Therefore, during initialization, do not perform a read access successively after a write access.

36.3.2 ECC Error Generation

When the ECC function is enabled and error checking is applied to SRAM0 (ECC area), an ECC error occurs when either the ECC2ERR bit in the ECC2STS register or the ECC1ERR bit in the ECC1STS register becomes 1 to indicate that a 2-bit error or a 1-bit error has occurred.

To mask ECC 1-bit errors, set the ECC1STSEN.E1STSEN bit to 0 to disable ECC1ERR bit update. An ECC error is not generated when the ECC function is disabled or enabled without error checking.

An ECC error can generate a non-maskable interrupt or a reset, as selected in the ECCOAD register. When the OAD bit in the ECCOAD register is set to 1, an ECC error is output to the reset function. When the OAD bit in the ECCOAD register is set to 0, an ECC error is output to the ICU as a non-maskable interrupt.

36.3.3 ECC Decoder Testing

Figure 36.1 shows the ECC decoder testing.





36.3.4 Parity Calculation Function

The IEC60730 standard requires the checking of SRAM data. When data is written, a parity bit is added to every 8-bit data in the SRAM which has 32-bit data width, and when data is read, the parity is checked. When a parity error occurs, a parity-error notification is generated. This function can also be used to trigger a reset.

RENESAS

The parity-error notification can be specified as a non-maskable interrupt or a reset in the OAD bit of the PARIOAD register. When the OAD bit is set to 1, a parity error is output to the reset function. When the OAD bit is set to 0, a parity error is output to the ICU as a non-maskable interrupt.

Parity errors can be occasionally caused by noise. To confirm whether the cause of the parity error is noise or corruption, follow the parity check flows shown in Figure 36.2 and Figure 36.3.

When a read access is executed in a row after a write access, read access is executed with priority. Therefore, during initialization, do not perform the read access in a row after the write access.







36.3.5 SRAM Error Sources

An SRAM error is either an ECC error or a parity error. ECC error or parity error can generate either a non-maskable interrupt or a reset, as selected with the OAD bit in the PARIOAD register. DTC activation is not supported for SRAM ECC error and SRAM parity errors.

Table 36.4SRAM error sources

SRAM error source	DTC activation		
ECC error (SRAM0 area with ECC)	Not possible		
Parity error (SRAM0 area without ECC)	Not possible		



36.3.6 Access Cycle

Table 36.5	SRAM0 ((ECC area 0)x2000	0000 to	0x2000	3FFF)
			//L000_	0000 10	0.2000	

	Read (cycles)		Write (cycles)		
ECC On/Off	Word access	Halfword/Byte access	Word access	Halfword/Byte access	
ECC Off ECCMOD[1] = 0	:	2	2	2	
ECC On ECCMOD[1] = 1	:	2	2	4	

Table 36.6 SRAM0 (parity area 0x2000_4000 to 0x2000_7FFF)

Read (cycles)		Write (cycles)		
Word access Halfword/Byte access		Word access	Halfword/Byte access	
2		2		

36.3.7 Low-Power Function

Power consumption can be further reduced in Software Standby mode as the supply voltage for SRAM0 can be off, except for the 8 KB in the head area of SRAM0 (0x2000_4000 to 0x2000_5FFF) of SRAM0(Parity area). For details on Software Standby mode, see section 10, Low Power Modes.

36.4 Usage Notes

36.4.1 Instruction Fetch from the SRAM Area

When using SRAM0 to operate a program, initialize the SRAM area so that the CPU can correctly prefetch data. If the CPU prefetches data from an SRAM area that is not initialized, ECC error or a parity error might occur. Initialize the additional 2-byte area from the end address of a program with a 4-byte boundary. Renesas recommends using the NOP instruction for data initialization.

36.4.2 SRAM Store Buffer

For fast access between SRAM and CPU, a store buffer is used. When a load instruction is executed from the same address after a store instruction to SRAM, the load instruction might read data from the buffer instead of data on the SRAM. To read data on the SRAM correctly, use either of the following procedures:

- After writing to the SRAM (address = A), use the NOP instruction, then read the SRAM (address = A)
- After writing to the SRAM (address = A), read data from area other than SRAM (address = A), then read the SRAM (address = A).


37. Flash Memory

37.1 Overview

The MCU provides up to 256-KB code flash memory and 8-KB data flash memory. The Flash Control Block (FCB) controls the programming commands.

Table 37.1 lists the specifications of the code flash memory and data flash memory, and Figure 37.1 shows a block diagram of the related modules. Figure 37.2 shows the configuration of the code flash memory, and Figure 37.3 shows the configuration of the data flash memory.

Parameter	Code flash memory	Data flash memory		
Memory capacity	 256-KB/128-KB of user area Configuration setting area (See section 6, Option-Setting Memory) 	8-KB of data area		
Read cycle	 ICLK frequency ≤ 48 MHz MEMWAIT = 1 with wait A read operation takes 3 cycles ICLK frequency ≤ 32 MHz MEMWAIT = 0 without wait A read operation takes 2 cycles 	 ICLK frequency ≤ 48 MHz FLDWAIT1 = 1 with 2 wait A read operation takes 4 cycles ICLK frequency ≤ 32 MHz FLDWAIT1 = 0 with 1 wait A read operation takes 3 cycles 		
Value after erasure	0xFF	0xFF		
Programming/erasing method	 Programming and erasure of code and da specified in the registers Programming by dedicated flash-memory programming) Programming of flash memory by user pr 	ata flash memory through the FCB commands programmer through a serial interface (serial ogram (self-programming) ^{*1} .		
Security function	Protection against illicit tampering with or reading of data in flash memory			
Protection	Protection against erroneous overwriting of flash memory			
Background operation (BGO)	Code flash memory can be read during data fl	ash memory programming		
Units of programming and erasure	 32-bit units for programming in user area 2-KB units for erasure in user area. 	 8-bit units for programming in data area 1-KB units for erasure in data area. 		
Other functions	Interrupts accepted during self-programming			
	Option-setting memory can be set in the initial	MCU settings		
On-board programming	 Programming in serial programming mode (SC Asynchronous serial interface (SCI9) use Transfer rate adjusted automatically. Programming in on-chip debug mode: SWD interface used Dedicated hardware not required. Programming by a routine for code and data fl program: Allows code and data flash memory prog 	CI boot mode): d ash memory programming within the user ramming without resetting the system.		

 Table 37.1
 Code flash memory and data flash memory specifications

Note 1. HOCO should be stably oscillated. See section 37.12. Self-Programming.





Figure 37.1 Flash memory-related modules block diagram

37.2 Memory Structure

Figure 37.2 shows the mapping of the code flash memory, and Table 37.2 shows the read and programming and erasure (P/E) addresses of the code flash memory. The user area of the code flash memory is divided into 2-KB blocks that serve as the units of erasure. The user area is available for storing the user program.



Figure 37.2 Mapping of the code flash memory

Table 37.2 Read and P/E addresses of the code flash memory

Size of code flash memory	Read address	P/E address	Number of blocks
256 KB	0x0000_0000 to 0x0003_FFFF	0x0000_0000 to 0x0003_FFFF	0 to 127
128 KB	0x0000_0000 to 0x0001_FFFF	0x0000_0000 to 0x0001_FFFF	0 to 63



Figure 37.3 shows the mapping of the data flash memory, and Table 37.3 shows the read and programming and erasure (P/E) addresses of the data flash memory. The data area of the data flash memory is divided into 1-KB blocks, with each being a unit for erasure.



Figure 37.3 Mapping of the data flash memory

Table 37.3 Read and P/E addresses of the data flash memory

Size of data flash memory	Read address	P/E address	Number of blocks
8-КВ	0x4010_0000 to 0x4010_1FFF	0xFE00_0000 to 0xFE00_1FFF	0 to 7

37.3 Register Descriptions

37.3.1 DFLCTL : Data Flash Control Register

Base address: FLCN = 0x407E_C000

Offset address: 0x0090



Bit	Symbol	Function	R/W
0	DFLEN	Data Flash Access Enable ^{*1}	R/W
		0: Access to the data flash is disabled 1: Access to the data flash is enabled	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note 1. It is necessary that DFLCTL.DFLEN bit is set to 1 before issuing the startup area information and security program, access window information program, and OCDID program command.

The DFLCTL register enables or disables accessing (reading, programming, and erasing) of the data flash. After setting the DFLCTL.DFLEN bit, Data Flash STOP recovery time (t_{DSTOP}) is necessary before reading the data flash or entering the data flash P/E mode.



37.3.2 PFBER : Prefetch Buffer Enable Register

Base address:	FLCN = 0x407E_C000
Offset address:	0x3FC8



Bit	Symbol	Function	R/W
0	PFBE	Prefetch Buffer Enable bit	R/W
		0: Prefetch buffer is disabled 1: Prefetch buffer is enabled	
7:1	—	These bits are read as 0. The write value should be 0.	R/W

37.3.3 FENTRYR : Flash P/E Mode Entry Register

Base address: FLCN = 0x407E_C000

Offset address: 0x3FB0

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:				FEKE	Y[7:0]				FENT RYD	_	—	_	_	_	—	FENT RY0
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	FENTRY0	Code Flash P/E Mode Entry 0 0: The code flash is the read mode 1: The code flash is the P/E mode.	R/W
6:1	—	These bits are read as 0. The write value should be 0.	R/W
7	FENTRYD	Data Flash P/E Mode Entry 0: The data flash is the read mode 1: The data flash is the P/E mode.	R/W
15:8	FEKEY[7:0]	Key Code	W

To program the code flash or the data flash, either the FENTRYO or FENTRYD bit must be set to 1 to enter the P/E mode. Clearing the FENTRYO bit or FENTRYD bit allows the code flash or data flash to be in read mode, but it is necessary to confirm the value of this bit before changing it. See section 37.13.1. Sequencer Modes.

FENTRY0 bit (Code Flash P/E Mode Entry 0)

[Setting condition]

• Set 0xAA01 to the FENTRYR register when it is 0x0000.

[Clearing conditions]

- Data is written by byte access
- A value other than 0xAA is set to the FEKEY[7:0] bits and written to the FENTRYR register
- Set 0xAA00 to the FENTRYR register
- Data is written to the FENTRYR register while the register has a value other than 0x0000.

FENTRYD bit (Data Flash P/E Mode Entry)

[Setting condition]

• Set 0xAA80 to the FENTRYR register when the register is 0x0000.



RA2L1 User's Manual

[Clearing conditions]

- Data is written by byte access.
- A value other than 0xAA is set to the FEKEY[7:0] bits and written to the FENTRYR register.
- Set 0xAA00 to the FENTRYR register.
- Data is written to the FENTRYR register while the register has a value other than 0x0000.

FEKEY[7:0] bits (Key Code)

The FEKEY[7:0] bits protect from unauthorized setting of FENTRY0 bit or FENTRYD bit.

Setting 0xAA to FEKEY[7:0] allows setting the FENTRY0 bit or the FENTRYD bit. The FEKEY[7:0] bits are read as 0x00.

37.3.4 FPR : Protection Unlock Register

Base address: FLCN = 0x407E_C000 Offset address: 0x0180

Bit position:	7	6	5	4	3	2	1	0
Bit field:	FPR[7:0]							
ا Value after reset:	x	x	х	x	x	x	х	х

Bit	Symbol	Function	R/W
7:0	FPR[7:0]	Protection Unlock	R/W
		This register is used to protect the FPMCR register from being rewritten inadvertently when the CPU runs out of control.	

FPR[7:0] bits (Protection Unlock)

Writing to the FPMCR register is allowed only when the following procedure is used to access the register.

Procedure to unlock protection:

- 1. Write 0xA5 to the FPR register.
- 2. Write a set value to the FPMCR register
- 3. Write the inverted set value to the FPMCR register.
- 4. Write a set value to the FPMCR register again.

When a procedure other than the specified procedure is used to write data, the FPSR.PERR flag is set to 1.

37.3.5 FPSR : Protection Unlock Status Register



Bit	Symbol	Function	R/W
0	PERR	Protect Error Flag	R
		0: No error 1: An error occurs	
7:1	—	These bits are read as 0.	R



PERR bit (Protect Error Flag)

When the FPMCR register is not accessed as described in the procedure to unlock protection, data is not written to the register and this flag is set to 1.

[Setting condition]

• The FPMCR register is not accessed as described in the procedure to unlock protection described in section 37.3.4. FPR : Protection Unlock Register.

[Clearing conditions]

• The FPMCR register is accessed according to the procedure to unlock protection described in section 37.3.4. FPR : Protection Unlock Register.

37.3.6 FPMCR : Flash P/E Mode Control Register

Base address: FLCN = 0x407E_C000

Offset address: 0x0100



Bit	Symbol	Function	R/W
0	—	This bit is read as 0. The write value should be 0.	R/W
1	FMS0	Flash Operating Mode Select 0 0: FMS1 = 0: Read mode FMS1 = 1: Data flash P/E mode. 1: FMS1 = 0: Code flash P/E mode FMS1 = 1: Setting prohibited.	R/W
2	—	This bit is read as 0. The write value should be 0.	R/W
3	RPDIS	Code Flash P/E Disable 0: Programming of the code flash is enabled 1: Programming of the code flash is disabled.	R/W
4	FMS1	Flash Operating Mode Select 1 See the description of the FMS0 bit.	R/W
7:5	_	These bits are read as 0. The write value should be 0.	R/W

The FPMCR register sets the operating mode of the flash memory and is protected from unauthorized setting.

See Figure 37.15 and Figure 37.17 for this register write control method.

See section 37.3.4. FPR : Protection Unlock Register for the procedure to unlock the protection.

FMS0 bit, FMS1 bits (Flash Operating Mode Select 0, Flash Operating Mode Select 1)

These bits set the operating mode of the flash memory.

[How to enter the code flash from the read mode to the code flash P/E mode]

Set FMS1 = 0, FMS0 = 1, and RPDIS = 0. Wait for the mode setup time t_{MS} (see section 41, Electrical Characteristics).

[How to enter the data flash from the read mode to the data flash P/E mode]

Set FMS1 = 1, FMS0 = 0, and RPDIS bit = 0.

[How to enter the code flash from the code flash P/E mode to the read mode]

Set FMS1 = 0, FMS0 = 0, and RPDIS = 1.

Wait for the read mode transition time (see section 41, Electrical Characteristics).

RPDIS bit (Code Flash P/E Disable)

RPDIS bit protects the code flash from unauthorized programming. Setting RPDIS bit to 0 allows the code flash to program.



37.3.7 FISR : Flash Initial Setting Register

Base address:	FLCN = 0x407E_C000
Offset address:	0x01D8

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	SAS	5[1:0]	PCKA[5:0]						
Value after reset:	0	0	0	0	0	0	0	0	-

Bit	Symbol	Function	R/W
5:0	PCKA[5:0]	Flash-IF Clock Notification	R/W
7:6	SAS[1:0]	 Startup Area Select 1 0: The startup area is switched to the default area temporarily 1 1: The startup area is switched to the alternate area temporarily. Others: The startup area is selected according to the settings of the extra area. 	R/W

Note: Set or clear this register only in P/E mode. Additionally the SAS[1:0] bits are allowed to set or clear when the FSPR is 1. The FSPR bit is the protection flag of the access window and is stored in the extra area.

PCKA[5:0] bits (Flash-IF Clock Notification)

The hardware sequencer for the flash programming executes the commands according to the PCKA[5:0] bits. For this reason, it is necessary to set the PCKA[5:0] bits according to Flash-IF clock (ICLK) before execution of the programming and not during the programming.

Note: A wrong frequency setting may cause the flash macro to be damaged.

The following information describes how to set the PCKA[5:0] bits when the frequency is not an integral number, for example 31.5 MHz.

[When the frequency is higher than 4 MHz]

Set a rounded-up value for a non-integer frequency.

For example, set 32 MHz (PCKA = 011111b) when the frequency is 31.5 MHz.

[When the frequency is 4 MHz or lower]

Do not use a non-integer frequency. Use the frequency of 1, 2, 3, or 4 MHz.

Table 37.4	Frequency Settings
------------	--------------------

Flash-IF clock frequency [MHz]	PCKA[5:0]	Flash-IF clock frequency [MHz]	PCKA[5:0]	Flash-IF clock frequency [MHz]	PCKA[5:0]
48	100111b	32	011111b	24	010111b
20	010011b	19	010010b	18	010001b
17	010000b	16	001111b	15	001110b
14	001101b	13	001100b	12	001011b
11	001010b	10	001001b	9	001000b
8	000111b	7	000110b	6	000101b
5	000100b	4	000011b	3	000010b
2	000001b	1	000000b	—	—

SAS[1:0] bits (Startup Area Select)

The SAS[1:0] bits select the startup area. To change the startup area, the following methods can be used:

• When selecting the startup area according to the startup area settings of the extra area with the SAS[1:0] bits set to 00b or 01b, the startup area is selected accordingly. The settings are enabled after a reset is released.



- When switching the startup area to the default area temporarily with 10b written to the SAS[1:0] bits, the startup area is switched to the default area immediately after data is written to the register, regardless of the startup area settings of the extra area. When a reset is generated after this, the area is selected according to the startup area settings of the extra area.
- When switching the startup area to the alternative area temporarily with 11b written to the SAS[1:0] bits, the startup area is switched to the alternative area, regardless of the startup area settings of the extra area. When a reset is generated after this, the area is selected according to the startup area settings of the extra area.

37.3.8 FRESETR : Flash Reset Register

Base address:	FLCN = 0x407E_C000					
Offset address:	0x0124					
Bit position:	7	6	5	4		



Bit	Symbol	Function	R/W
0	FRESET	Software reset of the registers	R/W
		0: The registers related to the flash programming are not reset	
		1: The registers related to the flash programming are reset.	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

FRESET bit (Software reset of the registers)

When this bit is set to 1, the FASR, FSARH, FSARL, FEARH, FEARL, FWBH0, FWBL0, FCR, and FEXCR registers are reset. Setting this bit to 0 allows the corresponding registers to be released from the reset state. Software commands are not allowed to execute while the FRESET bit is 1.

37.3.9 FASR : Flash Area Select Register



Bit	Symbol	Function	R/W
0	EXS	Extra Area Select	R/W
		0: User area or data area	
7:1	_	These bits are read as 0. The write value should be 0.	R/W

Note: Set or clear this register only in P/E mode.

EXS bit (Extra Area Select)

Set the EXS bit to 1 when programming the extra area using the FEXCR register. Set this bit to 0 when not programming the extra area.



37.3.10 FCR : Flash Control Register

Base address: FLCN = 0x407E_C000 Offset address: 0x0114

Bit position:	7	6	5	4	3	2	1	0	
Bit field:	OPST	STOP	_	DRC		CMD[3:0]			
Value after reset:	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
3:0	CMD[3:0]	Software Command Setting	R/W
		0x1: Program	
		0x3: Blank check (code flash)	
		0x4: Block erase	
		0x5: Consecutive read	
		0x6: Chip erase	
		0xB: Blank check (data flash)	
		Others: Setting prohibited ^{*1} .	
4	DRC	Data Read Completion	R/W
		0: Data is not read or next data is requested	
		1: Data reading is complete.	
5	—	This bit is read as 0. The write value should be 0.	R/W
6	STOP	Forced Processing Stop	R/W
		When this bit is set to 1, the processing being executed can be forcibly stopped.	
7	OPST	Processing Start	R/W
		0: Processing stops	
		1: Processing starts.	

Note: Set or clear this register only in P/E mode. Additionally it is not allowed to be reset by the FRESETR register while the software command is being executed.

Note 1. This does not include writing 0x00 to the FCR register when the FSTATR1.FRDY bit is 1.

CMD[3:0] bits (Software Command Setting)

The following information describes the function of each software command.

[Program]

Writes data of the FWBH0 and FWBL0 registers to the flash macro to the address pointed by the FSARH and FSARL registers.

[Blank check]

Verifies whether the flash macro is the blank state (not to be programmed) from the start address pointed by the FSARH and FSARL registers to the end address pointed by the FEARH and FEARL registers. The blank check command is allowed to execute within the region of flash macro.

Note: The blank check result cannot guarantee that the flash memory is erased.

[Block erase]

Erases block of the flash memory.

Set the start address of the target erasure block in the FSARH and FSARL registers, and set the end address of the target erasure block in the FEARH and FEARL registers. If a setting other than the specified is made, erasure may not be executed correctly. The block erase command is allowed to execute within the region of flash macro.

[Consecutive read]

Reads the flash macro from the start address pointed by the FSARH and FSARL registers to the end address pointed by the FEARH and FEARL registers. The read data is stored in the FRBH and FRBL registers. The consecutive read command is allowed to execute within the region of the flash macros.

[Chip erase]



Erases all blocks of the flash macro

Set the start address of the target erasure block in the FSARH and FSARL registers, and set the end address of the target erasure block in the FEARH and FEARL registers. If a setting other than the specified is made, erasure may not be executed correctly.

DRC bit (Data Read Completion)

After executing the consecutive read command and reading the FRBH and FRBL registers, writing 1 to the DRC bit completes the processing for read data. Writing 0 to the DRC bit starts reading the next data.

STOP bit (Forced Processing Stop)

The STOP bit stops the execution of the erase command or the blank check command.

After setting 1 to the STOP bit, it is necessary to wait until the FSTATR1.FRDY bit becomes 1 (processing completed) before setting the OPST bit to 0.

OPST bit (Processing Start)

The OPST bit starts the command set for the CMD[2:0] bits. Setting the OPST bit to 0 terminates the execution of the command after the FRDY bit of the FSTATR1 register becomes 1, and is required to confirm that the FRDY bit is 0.

- Note: Commands cannot be executed when the ID authorization for the flash programmer has failed.
 - The program, the block erase, and the read commands cannot be executed when the address of each command points to an area that is protected by the access window.

37.3.11 FEXCR : Flash Extra Area Control Register

Base address: FLCN = 0x407E_C000 Offset address: 0x01DC Bit position: 7 6 5 4 3 2

Bit position:	- 1	0	5	4	3	2	I	0
Bit field:	OPST		_	_	_	CMD[2:0]		
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
2:0	CMD[2:0]	Software Command Setting	R/W
		 0 1 0: Access window information program Startup area selection and security setting 0 1 1: OCDID1 program 1 0: OCDID2 program 1 0 1: OCDID3 program 1 1 0: OCDID4 program Others: Setting prohibited*1. 	
6:3	—	These bits are read as 0. The write value should be 0.	R/W
7	OPST	Processing Start 0: Processing stops 1: Processing starts.	R/W

Note: Set or clear this register only in P/E mode. Additionally it is not allowed to be reset by the FRESETR register while the software command is being executed.

Note 1. This does not include writing 0x00 to the FCR register when the FSTATR1.FRDY bit is 1.

The FEXCR register programs the extra area. Before execution of each command, it is necessary to set the FWBL0 and FWBH0 registers.

When programming using the FEXCR register, the programming area is erased automatically before execution, therefore it is not necessary to erase beforehand.

CMD[2:0] bits (Software Command Setting)

The CMD[2:0] bits select the software command from the:

• Startup area selection and security setting



- Access window information program
- OCDID program.

The following information describes the function of each software command.

[Startup area selection and security setting]

Setting data to the FWBL0/FWBH0 registers, this command is allowed to select the startup area from the default area (8 KB) to the alternative area (next 8 KB) and set the security. For details, see section 37.9.1. Startup Program Protection.

Bit [15] of the FWBH0 register is 0 and the alternative area (next 8 KB) is selected as the startup area.

Bit [15] of the FWBH0 register is 1 and the default area (8 KB) is selected as the startup area.

Bit [15] of the FWBL0 register is 0.

- The access window cannot be updated because the access window information program command cannot be executed.
- The startup area cannot be changed.
- Data of the SAS bits of the FISR register cannot be changed.
- Note: The startup area selection and security setting command cannot be set to 1 for the corresponding bit of the extra area after 0 is set.

The following information describes mapping for the extra bit of the startup area selection and security setting.

Table 37.5Mapping for the extra bit of the startup area selection and security setting (address (P/E) :
0x0000_0010)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
SASM F ^{*1}	—	—	—	-	FAWE[1	0:0]									
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
FSPR *1	—	—	—	—	FAWS[1	0:0]									

Note 1. Once 0 is set for these bits, it cannot be changed to 1.

[Access window information program]

This command sets the access window used for area protection. The program command, block erase command, and consecutive read command of the protected area cannot be executed. The chip erase command cannot be executed when the access window is set (the start block address of the access window is not equal to the end block address). It is necessary to set the start block address of the access window to the FWBL0 register bits [10:0] and the next block address of the end block address of the access window to the FWBH0 register bits [10:0] before the execution of the access window information program command. When the start address and the end address are set to the same value, all areas of the code flash can be accessed.

The FWBL0[10] bit for the start block address must be set to 0 when the access window is set (the end block address of the access window is larger than the start block address).

The following information describes mapping for the extra bit of the access window information program.

Table 37.6 Mapping for the extra bit of the access window information program (address (P/E) : 0x0000_0010)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
SASM F ^{*1}	—	—	—	—	FAWE[1	0:0]									
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
FSPR *1	_	_	_	_	FAWS[1	0:0]									

Note 1. Once 0 is set as data in these bits, it cannot be changed to 1.

[OCDID1-4 program]



These commands set the OCDID[127:0] bits.

Table 37.7 OCDID Settings

Command	OCDID	FWBH0	FWBL0
OCDID1 program	OCDID [31:0]	OCDID [31:16]	OCDID [15:0]
OCDID2 program	OCDID [63:32]	OCDID [63:48]	OCDID [47:32]
OCDID3 program	OCDID [95:64]	OCDID [95:80]	OCDID [79:64]
OCDID4 program	OCDID [127:96]	OCDID [127:112]	OCDID [111:96]

The following information describes mapping for the extra bit of OCDID1-4 program.

Table 37.8 Mapping for the extra bit of OCDID1-4 program (address (P/E) : 0x0000_0018)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
OCDID	OCDID[31:16]														
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
OCDID	OCDID[15:0]														

Table 37.9 Mapping for the extra bit of OCDID1-4 program (address (P/E) : 0x0000_0020)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
OCDID	OCDID[63:48]														
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
OCDID	OCDID[47:32]														

Table 37.10 Mapping for the extra bit of OCDID1-4 program (address (P/E) : 0x0000_0028)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
OCDID	OCDID[95:80]														
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
OCDID	OCDID[79:64]														

Table 37.11 Mapping for the extra bit of OCDID1-4 program (address (P/E) : 0x0000_0030)

b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
OCDID	OCDID[127:112]														
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
OCDID	OCDID[111:96]														

OPST bit (Processing Start)

The OPST bit starts the command set for the CMD[2:0] bits. Setting the OPST bit to 0 terminates the execution of the command after the EXRDY bit of the FSTATR1 register becomes 1, and is necessary to confirm that the EXRDY bit is 0.

37.3.12 FSARH : Flash Processing Start Address Register H





Bit	Symbol	Function	R/W
15:0	FSARH[15:0]	Flash Processing Start Address H	R/W
		Flash Processing Start Address upper 16 bits See FSARL for details.	

Note: Set or clear this register only in P/E mode. The write value should be 0 for b8 to b5, and those bits are read as 0.

37.3.13 FSARL : Flash Processing Start Address Register L

Base address: FLCN = 0x407E_C000 Offset address: 0x0108

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								FSARL	_[15:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	FSARL[15:0]	Flash Processing Start Address L	R/W
		Flash processing start address lower 16 bits	

Note: Set or clear this register only in P/E mode.

The FSARH and FSARL registers set the start address of the software command. When the FSARH and FSARL registers are read while executing a software command set by the FEXCR register, an undefined value is read. After execution of the program command, the sequencer of the software command increments data automatically. The auto increment function of the program command discards the setting of the next address to the FSARH and FSARL registers when the next address is a consecutive address. The increment unit is as follows:

Code flash: +0x4

Data flash: +0x1

See Figure 37.2 and Figure 37.3 for details on the addresses of the flash memory.

37.3.14 FEARH : Flash Processing End Address Register H

Base address:	FLCN =	0x407E_	_C000													
Offset address:	0x0120															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								FEARH	I[15:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	FEARH[15:0]	Flash Processing End Address H	R/W
		Flash processing end address upper 16 bits See FEARL for details.	

Note: Set or clear this register only in P/E mode. The write value should be 0 for b8 to b5, and those bits are read as 0.



37.3.15 FEARL : Flash Processing End Address Register L

Base address: FLCN = 0x407E_C000 Offset address: 0x0118

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								FEARI	_[15:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	FEARL[15:0]	Flash Processing End Address L	R/W
		Flash processing end address lower 16 bits	

Note: Set or clear this register only in P/E mode.

The FEARH and FEARL registers set the end address of the blank check, the block erase, the chip erase, and the consecutive read command. When the FEARH and FEARL registers are read while executing a software command set by the FEXCR register, an undefined value is read.

See Figure 37.2 and Figure 37.3 for details on the addresses of the flash memory.

37.3.16 FWBL0 : Flash Write Buffer Register L0

Base address:	FLCN = ()x407E_0	C000													
Offset address:	0x0130	(0130														
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:		WDATA[15:0]														
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	WDATA[15:0]	Flash Write Buffer L0	R/W
		Flash write buffer data lower 16 bits See FWBH0 for details.	

Note: Set or clear this register only in P/E mode.

37.3.17 FWBH0 : Flash Write Buffer Register H0

Base address:	FLCN =	0x407E	_C000													
Offset address:	0x0138															
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	WDATA[15:0]															
Value after reset:	0	0	0	0	0	0	0	0	٥	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	WDATA[15:0]	Flash Write Buffer H0	R/W
		Flash write buffer data upper 16 bits	

Note: Set or clear this register only in P/E mode.

The FWBH0 and FWBL0 registers set program data of the program command, the startup selection and security setting command, the access window information program command, and the OCDID program command. The following table describes how to set data according to each command.



Register	What is set to the register
FWBH0 FWBL0	 Bits [31:0] of the programming data of the program command for the code flash Bits [7:0] of the programming data of the program command for the data flash Bits [31:0] of the programming data of the startup selection and security setting command, the access window information program command, and the OCDID program command.

37.3.18 FRBL0 : Flash Read Buffer Register L0



Bit	Symbol	Function	R/W
15:0	RDATA[15:0]	Flash Read Buffer L0	R
		The RDATA[15:0] store bits [15:0] of the read data of the code flash or data flash read when the consecutive read command is executed. When the data flash is read, 0x00 is stored to bits [15:8].	

37.3.19 FRBH0 : Flash Read Buffer Register H0

Base address:	FLCN = 0x407E C000
Bace address.	Leur overer_cocco

Offset address: 0x0190

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:								RDAT/	4[15:0]							
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
15:0	RDATA[15:0]	Flash Read Buffer H0	R
		RDATA[15:0] store bits [31:16] of the read data of the code flash when the consecutive read command is executed.	

37.3.20 FSTATR1 : Flash Status Register 1

Base address: FLCN = 0x407E_C000 Offset address: 0x012C



Bit	Symbol	Function	R/W
0	—	This bit is read as 0.	R
1	DRRDY	 Data Read Ready Flag 0: The read processing of the consecutive read command at each address is not terminated. 1: The read processing of the consecutive read command at each address is terminated and read data is stored to the FRBH and FRBL registers. 	R
2	—	This bit is read as 1.	R



Bit	Symbol	Function	R/W
5:3	—	These bits are read as 0.	R
6	FRDY	Flash Ready Flag0: The software command of the FCR register is not terminated.1: The software command of the FCR register is terminated.	R
7	EXRDY	Extra Area Ready Flag 0: The software command of the FEXCR register is not terminated. 1: The software command of the FEXCR register is terminated.	R

FSTATR1 is a status register used to confirm the execution result of a software command. Each flag is set to 0 when the next software command is executed.

37.3.21 FSTATR2 : Flash Status Register 2

Base address: FLCN = 0x407E_C000

Offset address: 0x01F0

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	_	_	_	_	_	_	_	_	_	_	EILGL ERR	ILGLE RR	BCER R	PRGE RR01	PRGE RR	ERER R
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
0	ERERR	Erase Error Flag	R
		0: Erasure terminates normally1: An error occurs during erasure	
1	PRGERR	Program Error Flag	R
		0: Programming terminates normally1: An error occurs during programming.	
2	PRGERR01	Program Error Flag 01	R
		0: Programming by the FEXCR register terminates normally1: An error occurs during programming.	
3	BCERR	Blank Check Error Flag	R
		0: Blank checking terminates normally1: An error occurs during blank checking.	
4	ILGLERR	Illegal Command Error Flag	R
		0: No illegal software command or illegal access is detected1: An illegal command or illegal access is detected.	
5	EILGLERR	Extra Area Illegal Command Error Flag	R
		0: No illegal command or illegal access to the extra area is detected1: An illegal command or illegal access to the extra area is detected.	
15:6	-	These bits are read as 0.	R

FSTATR2 is a status register used to confirm the execution result of a software command. Each error flag is set to 0 when the next software command is executed.

ERERR flag (Erase Error Flag)

The value of the ERERR bit is undefined when the FCR.STOP bit is set to 1 (processing is forcibly stopped) during erasure.

PRGERR flag (Program Error Flag)

The PRGERR bit is set when the program command of the FCR register or each command of the FEXCR register is abnormally terminated.

PRGERR01 flag (Program Error Flag 01)

The PRGERR01 bit is set when each command of the FEXCR register is abnormally terminated.



ILGLERR flag (Illegal Command Error Flag)

The ILGLERR flag indicates the execution of the software command of the FCR register with unexpected condition.

[Setting condition]

- Programming/erasure/read commands are executed to an area protected by the access window range
- The chip erase command is executed when the access window is set (the start block address of the access window is not equal to the end one)
- The blank check, the block erase, consecutive read, and the chip erase commands are executed when the start address set to the FSARH and FSARL registers is larger than the end address set to the FEARH and FEARL registers
- The program, the block erase, the chip erase, and the blank check commands are executed when the FASR.EXS bit is 1
- The data flash address is set to the FSARH and FSARL registers and a software command is executed in the code flash P/E mode
- The code flash address is set to the FSARH and FSARL registers and a software command is executed in the data flash P/E mode
- The code flash and the data flash are set to P/E mode simultaneously and a software command is executed.

[Clearing conditions]

• The next software command is executed.

EILGLERR flag (Extra Area Illegal Command Error Flag)

The EILGLERR flag indicates the execution of the software command of the FEXCR register with unexpected condition. [Setting condition]

- The software commands of the FEXCR register is executed when the EXS bit of the FASR register is 0
- The access window information program command is executed when the FSPR bit is 0

[Clearing conditions]

• The next software command is executed.

37.3.22 FEAMH : Flash Error Address Monitor Register H

 Base address:
 FLCN = 0x407E_C000

 Offset address:
 0x01E8

 Bit position:
 15
 14
 13
 12
 11
 10
 9

 Date:
 Date:</t

							-	-	-	-	-	-	-		-	-	
Bit field:								FEAM	H[15:0]								
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Symbol	Function	R/W
15:0	FEAMH[15:0]	Flash Error Address Monitor Register H	R/W
		Flash error address monitor upper 16 bits See FEAML for details.	

37.3.23 FEAML : Flash Error Address Monitor Register L





0

Bit	Symbol	Function	R/W
15:0	FEAML[15:0]	Flash Error Address Monitor Register L	R/W
		Flash error address monitor lower 16 bits	

The error address is withdrawn from the FEAMH and FEAML registers after a software command execution. See Figure 37.2 and Figure 37.3 for details on the addresses of the flash memory.

37.3.24 FSCMR : Flash Start-Up Setting Monitor Register

Base address: FLCN = 0x407E_C000 Offset address: 0x01C0 Bit position: 8 13 12 10 9 7 6 5 3 2 0 15 14 11 4 1 SASM Bit field: FSPR F x*1 x*1 0 0 0 0 Value after reset: 0 0 0 0 х х 0 0 0 0

Note 1. The reset value depends on the state of the extra area.

Bit	Symbol	Function	R/W
7:0	—	These bits are read as 0.	R
8	SASMF	Startup Area Setting Monitor Flag 0: Setting to start up using the alternative area 1: Setting to start up using the default area	R
10:9	—	The read values are undefined.	R
11	—	This bit is read as 0.	R
13:12	—	The read values are undefined.	R
14	FSPR	Access Window Protection Flag 0: Access window setting disabled. 1: Access window setting enabled.	R
15	—	This bit is read as 0.	R

The FSCMR register monitors the extra area setting. Data of this register is updated at the reset sequence or execution of the software command of the FEXCR register.

37.3.25 FAWSMR : Flash Access Window Start Address Monitor Register

Base address:	FLCN = 0x407E_C000
Offset address:	0x01C8

Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field:	FSPR	—	_	-	-					F	AWS[10:0)]				
Value after reset:	0	0	0	0	0					Value s	et by the	user*1				



Bit	Symbol	Function	R/W
10:0	FAWS[10:0]	Access Window Start Address This register is used to confirm the set value of the access window start address used for area protection	R
14:11	—	These bits are read as 0.	R
15	FSPR	Access Window Protection Flag This bit has the same value as the FSPR bit of the FSCMR register.	R



37.3.26 FAWEMR : Flash Access Window End Address Monitor Register

Value after reset:	0	0	0	0	0					Value s	set by the	user*1				
Bit field:	SASM F	_	_	_	_					F	AWE[10:0	0]				
Bit position:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Offset address:	0x01D0															
Base address:	FLCN =	0x407E	_C000													

Note 1. The value of the blank product is 1. It is set to the same value set in bits [10:0] in the FWBL0 register after the access window information program command is executed.

Bit	Symbol	Function	R/W
10:0	FAWE[10:0]	Access Window End Address This register is used to confirm the set value of the access window end address used for area protection	R
14:11	—	These bits are read as 0.	R
15	SASMF	Startup Area Setting Monitor Flag This bit has the same value as the SASMF bit of the FSCMR register.	R

37.3.27 UIDRn : Unique ID Registers n (n = 0 to 3)

Address:	0x0100_1C00 + n × 4	
Bit position:	31	0
Bit field:	UID[31:0]	
Value after reset:	Unique value for each chip	

Bit	Symbol	Function	R/W
31:0	UID[31:0]	Unique ID	R

The UIDRn is a read-only register that stores a 16-byte ID code (unique ID) for identifying the individual MCU. The UIDRn register should be read in 32-bit units.

37.3.28 PNRn : Part Numbering Register n (n = 0 to 3)

Address: 0x0100_1C10 + n × 4

Bit position:	31 0
Bit field:	PNR[31:0]
Value after reset:	Unique value for each chip

 Bit
 Symbol
 Function
 R/W

 31:0
 PNR[31:0]
 Part Number
 R

The PNRn is a read-only register that stores a 16-byte part numbering. The PNRn register should be read in 32-bit units. Each byte corresponds to the ASCII code representation of the product part number as detailed in product list.

In case of the part number is 'R7FA2L1A92DFM', 16-byte part numbering is stored as follows.

Address 0x0100_1C10: 'M', 0x4D in ASCII code

Address 0x0100_1C11: 'F', 0x46 in ASCII code

Address 0x0100_1C12: 'D', 0x44 in ASCII code



Address 0x0100_1C13: '2', 0x32 in ASCII code Address 0x0100_1C14: '9', 0x39 in ASCII code Address 0x0100_1C15: 'A', 0x41 in ASCII code Address 0x0100_1C16: '1', 0x31 in ASCII code Address 0x0100_1C17: 'L', 0x4C in ASCII code Address 0x0100_1C18: '2', 0x32 in ASCII code Address 0x0100_1C18: 'A', 0x41 in ASCII code Address 0x0100_1C1A: 'F', 0x46 in ASCII code Address 0x0100_1C1B: '7', 0x37 in ASCII code Address 0x0100_1C1C1C: 'R', 0x52 in ASCII code Address 0x0100_1C1D: "(space) , 0x20 in ASCII code Address 0x0100_1C1E: "(space) , 0x20 in ASCII code

37.3.29 MCUVER : MCU Version Register

 Address:
 0x0100_1C20

 Bit position:
 7
 6
 5
 4
 3
 2
 1
 0

 Bit field:
 MCUVE[7:0]

 Value after reset:
 Value depend on the chip

Bit	Symbol	Function	R/W
7:0	MCUVE[7:0]	MCU Version	R

The MCUVER is a read-only register that stores a MCU version. The MCUVER register should be read in 8-bit units. The higher the value, the newer MCU version.

37.4 Instruction Prefetch from Flash Memory

Flash memory provides an instruction prefetch function to accelerate code execution. The prefetch function can be used by enabling the prefetch buffer. To enable the prefetch buffer, set the PFBER.PFBE bit to 1.

Note: When Flash memory is in the program or erase operation, the PFBER.PFBE bit should be set to 0 beforehand.

37.5 Operating Modes Associated with the Flash Memory

Figure 37.4 shows a diagram of the mode transitions associated with the flash memory. For information on setting up the modes, see section 3, Operating Modes.





Figure 37.4 Mode transitions associated with flash memory

The flash memory areas where programming and erasure are permitted and where the boot program executes at a reset, differ with the mode. Table 37.12 shows the differences between the modes.

	Table 37.12	Difference	between	modes
--	-------------	------------	---------	-------

Parameter	Normal operating mode	Serial programming mode (SCI boot mode)	On-chip debug mode (SWD boot mode)
Programmable and erasable areas	Code flash memoryData flash memory.	Code flash memoryData flash memory.	Code flash memoryData flash memory.
Erasure in block units	Possible	Possible	Possible
Boot program at a reset	User area program	Embedded program for serial programming	Depends on debug command

37.5.1 ID Code Protection

The ID code protection function prohibits programming and on-chip debugging. When ID code protection is enabled, the device validates or invalidates the ID code sent from the host by comparing it with the ID code stored in the flash memory. Programming and on-chip debugging are enabled only when the two match.

The ID code in flash memory consists of four 32-bit words. ID code bits [127] and [126] determine whether ID code protection is enabled and the authentication method to use with the host. Table 37.13 shows how the ID code determines the authentication method.



Operating mode on boot up	ID code	State of protection	Operations on connection with the programmer or on-chip debugger
Serial programming mode (SCI boot mode) On-chip debug mode (SWD boot mode)	0xFF,, 0xFF (all bytes 0xFF)	Protection disabled	The ID code is not checked, the ID code always matches, and the connection to the serial programmer or on-chip debugger ^{*1} is permitted.
	Bit [127] = 1, bit [126] = 1, and at least one of all 16 bytes is not 0xFF	Protection enabled	Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted. Mismatching ID code indicates transition to the ID code protection wait state. When the ID code sent from the serial programmer or the on-chip debugger is ALeRASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFFF_F FFF_FFFF), the content of the user flash area is erased and all bits in the OSIS register are 1. However, when the AWS_FSPR bit is 0 or security MPU is enabled, the content of the user flash area is not erased.
	Bit [127] = 1 and bit [126] = 0	Protection enabled	Matching ID code indicates that authentication is complete and connection to the serial programmer or the on-chip debugger is permitted. Mismatching ID code indicates transition to the ID code protection wait state.
	Bit [127] = 0	Protection enabled	The ID code is not checked, the ID code is always mismatching, the connection to the serial programmer or the on-chip debugger is prohibited. When the ID code sent from the on-chip debugger is ALERASE in ASCII code (0x414C_6552_4153_45FF_FFFF_FFF_F FFF_FFFF), the content of the user flash area is erased and all bits in the OSIS register are 1. However, when the AWS.FSPR bit is 0 or security MPU is enabled, the content of the user flash area is not erased.

Table 37.13	Specifications for ID code	protection
-------------	----------------------------	------------

Note 1. Never send the ID code from on-chip debugger. Or send ID code 0xFF, ..., 0xFF (all bytes 0xFF) from on-chip debugger.

37.6 Overview of Functions

By using a dedicated flash-memory programmer to program the on-chip flash memory through a serial interface (serial programming mode) or through SWD interface (on-chip debug mode), the device can be programmed before or after it is mounted on the target system. Additionally, security functions to prohibit overwriting of the user program prevent tampering by third parties.

Programming by the user program (self-programming) is available for applications that might require updating after system manufacturing or shipment. Protection features for safely overwriting the flash memory area are also provided. Additionally, interrupt processing during self-programming is supported so that programming can proceed while processing external communications and other functions. Table 37.14 lists the programming methods and the associated operating modes.



Table 37.14 Programming methods

Programming method	Functional overview	Operating mode	
Serial programming	A dedicated flash-memory programmer connected through the SCI interface can program the on-board flash memory after the device is mounted on the target system.	Serial programming mode	
	A dedicated flash-memory programmer connected through the SCI interface and a dedicated programming adapter board allow off- board programming of the flash memory, before it is mounted on the target system.		
Self-programming	A user program written to memory in advance of serial programming execution can also program the flash memory. The background operation capability makes it possible to fetch instructions or otherwise read data from code flash memory while the data flash memory is programming. As a result, a program resident in code flash memory can program data flash memory.	Normal operating mode	
SWD programming	A dedicated flash-memory programmer or an on-chip debugger connected through SWD can program the on-board flash memory after the device is mounted on the target system.	On-chip debug mode	
	A dedicated flash-memory programmer or an on-chip debugger connected through SWD and a dedicated programming adapter board allow off-board programming of the flash memory, before it is mounted on the target system.		

Table 37.15 lists the functions of the on-chip flash memory. Use serial programmer commands for serial programming. For self-programming, use the programming commands to read the on-chip flash memory or run the user program.

		Availability	
Function	Functional overview	Serial programming	Self-programming/SWD programming
Blank check	Checks a specified block to ensure that writing to it has not already proceeded.	Not supported	Supported
Block erasure	Erases the memory contents in the specified block	Supported	Supported
Programming	Writes to the specified address	Supported	Supported
Read	Reads data programmed in the flash memory	Supported	Not supported (read by user program is possible)
ID code protection	Compares the ID code sent by the host with the code stored in the code flash memory. If the two match, the FCB enters the wait state for programming and erasure commands from the host.	Supported	Not supported (ID authentication is not performed)
Security configuration	Configures the security function for serial programming	Supported with conditions (only allows switching from enabled to disabled)	Supported with conditions (only allows switching from enabled to disabled)
Protection configuration	Configures the access window for flash area protection in the code flash memory	Supported	Supported

Table 37.15 Basic functions

The on-chip flash memory supports the ID code check function. Authentication of ID code check is a security function for use with serial programming and with SWD programming. Table 37.16 lists the security functions supported by the on-chip flash memory, and Table 37.17 lists the available operations and security settings.

Table 37.16 Security functions

Function	Description
ID authentication	The result of ID authentication can be used to control the connection of a serial programmer for serial programming



	All security settings and erasure, programming, a	Constraints on the security	
Function	Serial programming and on-chip debug mode	Self-programming mode	setting configuration
ID authentication	 When the ID codes do not match: Block erasure commands: not supported Programming commands: not supported Read commands: not supported Security configuration commands: not supported Protection configuration commands: not supported. When the ID codes match: Block erasure commands: supported Programming commands: supported Read commands: supported Security configuration commands: supported Protection configuration commands: supported 	 Blank check: supported Block erasure: supported Programming: supported Security configuration: supported Protection configuration: supported. 	ID authentication is not performed

Table 37.17 Available operations and security settings

37.6.1 Configuration Area Bit Map

The bits used for ID authentication, startup area select, access window protection, and security configuration functions are mapped in Figure 37.5. The boot program must use these bits as hexadecimal data.



Figure 37.5 Configuration area bit map

37.6.2 Startup Area Select

The startup area select function allows the boot program to be safely updated. The startup area is 8 KB of space located in the user area. The FCB controls the address of the startup area based on the Startup Area Select Flag (BTFLG) that is located in the configuration area which names as AWS register. The startup area can be locked by the FSPR bit.

Figure 37.6 shows an overview of the startup program protection.



RA2L1 User's Manual



rigule 57.0 Overview of startup program protection

37.6.3 Protection by Access Window

Issuing the program or block erase command to a flash memory area outside of the access window results in the commandlocked state. The access window is only valid in the user area of the code flash memory. The access window provides protection in self-programming, serial programming, and on-chip debug modes. Figure 37.7 shows an overview of flash area protection.

The access window is specified in both the FAWS [10:0] and FAWE [10:0] bits. See section 6.2.4. AWS : Access Window Setting Register. Setting of the FAWE[10:0] and FAWS[10:0] bits in various conditions is described as follows:

- FAWE [10:0] = FAWS [10:0]: The P/E command can execute anywhere in the user area of the code flash memory
- FAWE [10:0] > FAWS [10:0]: The P/E command can only execute in the window from the block pointed to by the FAWS bits to one block lower than the block pointed to by the FAWE[10:0] bits
- FAWE [10:0] < FAWS [10:0]: The P/E command cannot execute anywhere in the user area of the code flash memory.





Figure 37.7 Flash area protection overview

37.7 Programming Commands

The FCB controls the programming commands.

37.8 Suspend Operation

The forced stop command forces the blank check command, the block erase command, or the chip erase command to stop. When a forced stop is executed, the stopped address values are stored in the registers. The command can restart from the stopped address after a reset to the registers for command execution by copying the saved addresses.

If a forced stop is executed during chip erase command, execute the chip erase command again and then restart.

37.9 Protection

The types of protection provided include:

- Software protection
- Error protection
- Boot program protection.

37.9.1 Startup Program Protection

When programming of the startup area is interrupted by temporary blackout, the startup program may not be successfully programmed and the user program may not start properly.

This problem can be avoided by programming the startup program without erasing the existing startup program using the startup program protection.

Figure 37.8 shows an overview of the Startup Program Protection. In this figure, the default area indicates the 8-KB region from the start address and the alternate area indicates the next 8-KB region.





Figure 37.8 Overview of the Startup Program Protection

37.9.2 Area Protection

Area protection enables rewriting for only selected blocks (access window) in the user area and disables programming for the other blocks. Data flash is not protected by the access window.

Select the start block and end block to set the access window. The access window is changeable and valid in programming mode (boot mode, self-programming mode, and OCD mode).

Figure 37.9 shows an overview of area protection.







37.10 Serial Programming Mode

The serial programming mode includes:

• Boot mode with SCI9

Table 37.18 lists the I/O pins of the flash memory-related modules.

Table 37.18	I/O pins	of flash	memor	y-related	modules
-------------	----------	----------	-------	-----------	---------

Pin name	I/O	Applicable modes	Function
MD	Input	SCI boot mode (serial programming mode)	Selection of operating mode
P110/RXD9	Input	SCI boot mode	For host communication, to receive data through the SCI
P109/TXD9	Output		For host communication, to transmit data through the SCI

Note: Serial programming mode is not executed when security MPU is enabled.

37.10.1 SCI Boot Mode

In boot mode, the host sends control commands and data for programming, and the code flash memory and data flash memory areas are programmed or erased accordingly. An on-chip SCI handles transfers between the host and the MCU in asynchronous mode. Tools for transmission of control commands and the data for programming must be prepared in the host.

When the MCU is activated in boot mode, the embedded program for serial programming is executed. This program automatically adjusts the bit rate of the SCI and controls programming and erasure by receiving control commands from the host.

Figure 37.10 shows the system configuration for operations in boot mode.





Figure 37.10 System configuration in SCI boot mode

37.11 Using a Serial Programmer

A dedicated flash memory programmer can be used to program the flash memory in serial programming mode.

37.11.1 Serial Programming

The MCU is mounted on the system board for serial programming. A connector to the board allows programming by the flash memory programmer.

Figure 37.11 shows the environment recommended by Renesas for programming the flash memory of the MCU with data.



Figure 37.11 Environment for writing programs to the flash memory

37.12 Self-Programming

37.12.1 Overview

The MCU supports programming of the flash memory by the user program. The programming commands can be used with user programs for writing to the code and data flash memory. This enables updates to the user programs and overwriting of constant data fields.

In self-programming, it is necessary to supply a stable HOCO clock to the flash memory in order to generate the program voltage and erase voltage. Therefore, in case that the HOCO is stopped where another clock source is selected as the system



clock, it is necessary to start the HOCO operation and ensure that the oscillation is in a stable state before executing the selfprogramming. For details of HOCO clock oscillation stabilization check, see section 8.2.10. OSCSF : Oscillation Stabilization Flag Register.

The background operation facility makes it possible to execute a program from the code flash memory to program the data flash memory under the conditions shown in Figure 37.12. This program can also be copied in advance to and executed from the internal SRAM. When executing from the internal SRAM, this program can also program the code flash memory area.



Figure 37.12 Schematic view of self-programming

37.12.2 Background Operation

Background operation can be used when a combination of the flash memory for writing and reading is as listed in Table 37.19.

Table 37.19 Conditions under which background operation is available

Product	Writable range	Readable range
All products	Data flash memory	Code flash memory

37.13 Programming and Erasure

The code flash and data flash can be programmed and erased by changing the mode of the dedicated sequencer for programming and erasure, and by issuing commands for programming and erasure.

The mode transitions and commands required to program or erase the code flash and data flash are described in the sections that follow. The descriptions apply in common to boot mode and single-chip mode.

37.13.1 Sequencer Modes

The sequencer has four modes and transitions between modes occur by writing to the FENTRYR or DFLCTL register, or by issuing commands to set the FPMCR register. Figure 37.13 shows mode transitions of the flash memory.





Figure 37.13 Mode transitions of the flash memory

37.13.1.1 Data Flash Access Disable Mode

Data flash access disable mode is to disable access to the data flash. Issuing a reset causes this mode. The data flash transitions to read mode by setting the DFLCTL.DFLEN bit to 1.

37.13.1.2 Read Mode

Read mode is used for high-speed reading of the code flash and data flash.

(1) Code Flash and Data Flash Read Mode

This mode is used for reading the code flash and data flash. The sequencer enters this mode when the FENTRYR.FENTRY0 bit is set to 0 while the FENTRYR.FENTRYD bit set to 0.

37.13.1.3 P/E Modes

(1) Code Flash P/E Mode

The code flash P/E mode is used for programming and erasure of the code flash. The sequencer enters this mode when the FENTRYR.FENTRYD bit is set to 0 while the FENTRYR.FENTRYO bit set to 1. In this mode, it is not possible to access the data flash.

(2) Data Flash P/E Mode

The data flash P/E mode is used for programming and erasure of the data flash. High-speed reading from the code flash is possible. The sequencer enters this mode when the FENTRYR.FENTRY0 bit is set to 0 while the FENTRYR.FENTRYD bit is set to 1.

37.13.2 Software Commands

Software commands consist of commands for programming and erasure, and commands for programming startup program area information and access window information. Table 37.20 lists the software commands for use with the flash memory.



Command	Function
Program	Code flash programming (4 bytes) Data flash programming (1 byte)
Block erase	Code flash/data flash erasure
Chip erase	Code flash/data flash erasure
Consecutive read	Read the specified area during code flash P/E mode or data flash P/E mode
Blank check	Check whether the specified area is blank. Confirm that data is not programmed in the area. This command does not guarantee whether the area remains erased.
Startup area information and security program	Set the FSPR or the SASMF to the extra area
Access window information program	Set the access window used for area protection to the extra area
OCDID program	Set the OCDID to the extra area

Table 37.20Software Commands

37.13.3 Software Command Usage

The following sections describe the usage of each software command.

(1) Switching from Data Flash Access Disable Mode to Read Mode

It is necessary to enter the code flash/data flash read mode from the data flash access disable mode. Figure 37.14 shows the procedure for entering the code flash/data flash read mode from the data flash access disable mode.



Figure 37.14 Mode transitions to read mode from data flash access disable mode

(2) Switching to Code Flash P/E Mode

It is necessary to enter the code flash P/E mode by setting the FENTRY0 bit of the FENTRYR register before executing the software command for the code flash. Figure 37.15 shows the procedure for entering code flash P/E Mode.





Figure 37.15 Procedure for changing from read mode to code flash P/E mode

It is necessary to enter the data flash P/E mode by setting the FENTRYD bit of the FENTRYR register before executing the software command for the data flash. Figure 37.16 shows the procedure for entering to the data flash P/E Mode.



Figure 37.16 Procedure for changing from read mode to data flash P/E mode



(3) Switching the Code Flash or Data Flash P/E Mode to Read Mode







(4) Flowchart for programming the code flash or the data flash

The following figures describe the flow for programming the code flash or the data flash.





Figure 37.19 Flowchart for programming of the code flash




Figure 37.20 Flowchart for programming of the data flash





Figure 37.21 Flowchart for consecutive programming of the code flash





Figure 37.22 Flowchart for consecutive programming of the data flash





Figure 37.23 Flowchart for the code flash block erase procedure





Figure 37.24 Flowchart for the data flash block erase procedure





Figure 37.25 Flowchart for the code flash chip erase procedure





Figure 37.26 Flowchart for the data flash chip erase procedure







R01UH0853EJ0130 Rev.1.30 Nov 30, 2022





Figure 37.28 Flowchart for the data flash blank check procedure

(5) Startup Area Information and FSPR Program/Access Window Information Program/OCDID information Program

Figure 37.29 is a simple flowchart of the procedure for the startup area information and FSPR program/access window information program/OCDID information program.





Window Information Program/OCDID information Program

RENESAS

Set the FSPR bit after programing of the startup area information and the access window information. If the FSPR bit is set before programing of the startup area information and the access window information, the programming cannot be performed because of the security function in the FSPR. When programming using the hex file, programming in the ascending order of the address. In this case, the FSPR bit is written before the access window information. Therefore, divide the hex file for FSPR into another file, and use it after setting the access window information.

(6) Consecutive Read

Figure 37.30 shows a simple flowchart for the consecutive read procedure.





Figure 37.30 Simple flowchart for the consecutive read procedure



(7) Forced Stop by Software Command

Figure 37.31 shows a simple flowchart for the forced stop procedure to stop the blank check command, the block erase, or the chip erase command forcibly. When the forced stop command is executed, FEAMH/FEAML registers store the stopped address value. For the blank check command, the blank check can restart from the stopped address by copying the value of FEAMH/FEAML registers to FSARH/FSARL registers, respectively.



Figure 37.31 Simple flowchart for the forced stop procedure

37.14 Reading the Flash Memory

37.14.1 Reading the Code Flash Memory

No special settings are required to read the code flash memory in Normal mode. Data can be read by accessing the addresses in the code flash memory. When reading code flash memory that is erased but not yet reprogrammed, such as code flash memory in the non-programmed state, all bits are read as 1s.

37.14.2 Reading the Data Flash Memory

No special settings are required to read the data flash memory in Normal mode except when issuing a reset that causes the data flash access disable mode to disable reading. In this case, the application must transfer back to the data flash read mode. When reading data flash memory that is erased but not yet reprogrammed, such as data flash in the non-programmed state, all bits are read as 1s.

37.15 Usage Notes

37.15.1 Erase Suspended Area

Data in areas where an erase operation is suspended is undefined. To avoid malfunctions caused by reading undefined data, do not execute commands and read data in the area where erase operation is suspended.



37.15.2 Constraints on Additional Writes

Other than the configuration area, no other area can be written to twice. After a write to a flash memory area is complete, erase the area before attempting to overwrite data in that area. The configuration area can be overwritten.

37.15.3 Reset during Programming and Erasure

If inputting a reset from the RES pin, release the reset after a reset input time of at least t_{RESW} . See section 41.3.3. Reset Timing within the range of the operating voltage defined in the electrical characteristics.

The IWDT reset and software reset do not require a t_{RESW} input time.

37.15.4 Non-Maskable Interrupt Disabled during Programming and Erasure

When a non-maskable interrupt^{*1} occurs during a programming or erasure operation, the vectors are fetched from the code flash memory, and undefined data is read. Therefore, do not generate a non-maskable interrupt during programming and erasure operations in the code flash memory. This constraint applies only to the code flash memory.

Note 1. A non-maskable interrupt is an NMI pin interrupt, oscillation stop detection interrupt, WDT underflow or refresh error, IWDT underflow or refresh error, voltage monitor 1 interrupt, voltage monitor 2 interrupt, SRAM parity error, SRAM ECC error, MPU bus slave error, MPU bus master error, or CPU stack pointer monitor.

37.15.5 Location of Interrupt Vectors during Programming and Erasure

When an interrupt occurs during a programming and erasure operation, the vector can be fetched from the code flash memory as default setting. To avoid fetching the vector from the code flash memory, set the destination for fetching interrupt vectors to an area other than the code flash memory with the interrupt table.

37.15.6 Programming and Erasure in Subosc-Speed Operating Mode

Do not program or erase the flash memory when subosc-speed operating mode is selected in the SOPCCR register for low-power consumption functions.

37.15.7 Abnormal Termination during Programming and Erasure

When the voltage exceeds the range of the operating voltage during a programming and erasure operation, or when a programming or erasure operation did not complete successfully because of a reset or prohibited actions as described in section 37.15.8. Actions Prohibited during Programming and Erasure, erase the area again.

37.15.8 Actions Prohibited during Programming and Erasure

To prevent damage to the flash memory, comply with the following instructions during programming and erasure:

- Do not use an MCU power supply that is outside the operating voltage range
- Do not update the OPCCR.OPCM[1:0] bits value
- Do not update the SOPCCR.SOPCM bit value
- Do not change the division ratio of the system clock (ICLK)
- Do not place the MCU in Software Standby mode
- Do not access the data flash memory during a program or erase operation to the code flash memory
- Do not change the data flash access control setting during a program or erase operation to the data flash memory.

37.15.9 Flash-IF clock (ICLK) during Program/Erase

For programming/erasure by self-programming, it is necessary to specify an integer frequency by setting the Flash Initial Setting Register (FISR).



38. AES Engine

38.1 Overview

Table 38.1 shows specifications of the AES engine.

Table 38.1 AES engine specifications

Parameter	Description			
Algorithm	AES			
Maximum frequency	32 MHz			
Key length	128 bits, 256 bits			
Data block length	128 bits			
Chaining	128-bit key	ECB, CBC, CTR		
	256-bit key	ECB, CBC, CTR		
Processing speed	Key length 128 bits: 32 Mbps			
	Key length 256 bits: 17 Mbps			

Note: Regarding the public release of this information, a non-disclosure agreement is required. For details, contact your Renesas sales office.

38.2 Module Construction

Figure 38.1 shows module construction of AES engine.





39. True Random Number Generator (TRNG)

39.1 Overview

Table 39.1 shows specifications of the TRNG (True Random Number Generator).

Table 39.1TRNG specifications

Parameter	Description
Frequency	32 MHz (max)
SEED generation speed	0.1 to 10 Mbps of 32-bit SEED generation
Buffering	None
Interface	8-bit read + 8-bit write/1 clock

Encrypt the SEED generated by the TRNG to use it as a random number (true random number).

The data generated by testing a SEED itself and a random number which is generated from a SEED (using the continuous random number generator test described in NIST FIPS140-2) are the same by a fixed probability according to the bit length of the two generated random numbers.

The probability that a random number of a comparative target is identical in the nth bit (the theoretical value) is $1/2^n$.

Note: Regarding the public release of this information, a non-disclosure agreement is required. For details, contact your Renesas sales office.



40. Internal Voltage Regulator

40.1 Overview

The MCU includes two internal voltage regulators:

- Linear regulator (LDO)
- Switching regulator (DCDC) •

These regulators supply voltage to all internal circuits and memory except for I/O and analog domains. The LDO mode or DCDC mode is selected with the control register. For details, see section 10, Low Power Modes.

40.2 Operation

Table 40.1 lists the LDO mode pin settings, and Figure 40.1 shows the LDO mode settings. In LDO mode, the internal voltage is generated from VCC.

Table 40.1 LDO mode pin

Pins	Setting descriptions
All VCC	 Connect each pin to the system power supply. Connect each pin to VSS through a 0.1-µF multilayer ceramic capacitor. Place the capacitor close to the pin.
VCC_DCDC, VSS_DCDC	Open
VCL	Connect the pin to VSS through a 4.7- μ F multilayer ceramic capacitor. Place the capacitor close to the pin.
VLO	Open



Figure 40.1 LDO mode settings

Table 40.2 lists the DCDC mode pin settings, and Figure 40.2 shows the DCDC mode settings. In DCDC mode, the internal voltage is supplied from VCL through VLO output and external inductance and capacitance.

RENESAS

Pins	Setting descriptions
All VCC	 Connect each pin to the system power supply. Connect each pin to VSS through a 0.1-µF multilayer ceramic capacitor. Place the capacitor close to the pin.
VCC_DCDC pin	 Connect the pin to the system power supply. Connect the pin to VSS through a 1.0-µF multilayer ceramic capacitor. Place the capacitor close to the pin.
VSS_DCDC pin	Connect the pin to the system GND.
VCL pin	 Connect the pin to VSS through a 4.7-µF multilayer ceramic capacitor. Place the capacitor close to the pin. Connect the pin to an external inductor and capacitor. Place the inductor and capacitor close to the pin.
VLO pin	Connect the pin to an external inductor then connect it to VCL pin. Place the inductor and capacitor close to the pin





Figure 40.2 DCDC mode setting

40.3 Usage Notes

In DCDC mode, to minimize power loss and maximize efficiency, Renesas recommends using a 4.7- μ H inductor with a DC resistance of 338 m Ω or less. Do not exceed the VCL voltage ranges. Short the VCC and VCC_DCDC pins. Short the VSS and VSS_DCDC pins.

In LDO mode, all the low power modes and power control modes are supported.

However, in DCDC mode, only Sleep mode can be supported. The system cannot transition to Software Standby mode or Snooze mode.

Additionally, low-speed mode and Subosc-speed mode in LDO mode cannot transition to DCDC mode.

In DCDC mode, only High-speed mode and Middle-speed mode is supported, therefore the MCU can only transition between Normal mode and Sleep mode.



41. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

 $VCC^{*1} = AVCC0 = VCC_DCDC^{*2} = 1.6 \text{ to } 5.5 \text{ V}, VREFH0 = 1.6 \text{ V to } AVCC0$

VSS = AVSS0 = VREFL0 = 0 V, $Ta = T_{opr}$

Note 1. The typical condition is set to VCC = 3.3 V. Note 2. When VCC_DCDC is used. VCC = AVCC0 = VCC_DCDC = 2.4 to 5.5 V.

Figure 41.1 shows the timing conditions.



Figure 41.1 Input or output timing measurement conditions

The measurement conditions of the timing specifications for each peripheral are recommended for the best peripheral operation. However, make sure to adjust driving abilities for each pin to meet the conditions of your system.

Each function pin used for the same function must select the same drive ability. If the I/O drive ability of each function pin is mixed, the AC characteristics of each function are not guaranteed.

41.1 Absolute Maximum Ratings

Table 41.1 Absolute maximum ratings (1 of 2)

Parameter		Symbol	Value	Unit
Power supply voltage		VCC	-0.5 to +6.5	V
Input voltage	5V-tolerant ports ^{*1}	V _{in}	-0.3 to +6.5	V
	P000 to P008, P010 to P015	V _{in}	-0.3 to AVCC0 + 0.3	V
	Others	V _{in}	-0.3 to VCC + 0.3	V
Reference power supply voltage	ference power supply voltage		-0.3 to +6.5	V
Analog power supply voltage	Analog power supply voltage		-0.5 to +6.5	V
Switching regulator power supp	ily voltage	VCC_DCDC	-0.5 to +6.5	V
Analog input voltage When AN000 to AN014 are used		V _{AN}	-0.3 to AVCC0 + 0.3	V
	When AN017 to AN020 are used	-	-0.3 to VCC + 0.3	V



Table 41.1Absolute maximum ratings (2 of 2)

Parameter	Symbol	Value	Unit
Operating temperature ^{*2 *3 *4}	T _{opr}	-40 to +85 -40 to +105	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note 1. Ports P205, P206, P400, P401, and P407 are 5V-tolerant.

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up might cause malfunction and the abnormal current that passes in the device at this time might cause degradation of internal elements.

Note 2. See section 41.2.1. Tj/Ta Definition.

Note 3. Contact Renesas Electronics sales office for information on derating operation under Ta = +85°C to +105°C.

Derating is the systematic reduction of load for improved reliability.

Note 4. The upper limit of the operating temperature is 85°C or 105°C, depending on the product. For details, see section 1.3. Part Numbering.

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors with high frequency characteristics between the VCC and VSS pins, between the AVCC0 and AVSS0 pins, and between the VREFH0 and VREFL0 pins when VREFH0 is selected as the high potential reference voltage for the ADC12. Place capacitors of the following value as close as possible to every power supply pin and use the shortest and heaviest possible traces:

- VCC and VSS: about 0.1 µF
- AVCC0 and AVSS0: about 0.1 µF
- VREFH0 and VREFL0: about 0.1 µF

Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin by a 4.7 μ F capacitor. Connect the VCC_DCDC pin to a VSS_DCDC pin by a 1.0 μ F capacitor. Each capacitor must be placed close to the pin.

Table 41.2 Recommended operating conditions

Parameter	Symbol			Тур	Max	Unit
Power supply voltages	VCC*1 *2		1.6	—	5.5	V
	VSS		—	0	_	V
Switching regulator power supply voltage	VCC_DCDC	VCC_DCDC = VCC	2.4	—	5.5	V
Analog power supply voltages	AVCC0*1 *2		1.6	—	5.5	V
	AVSS0			0	_	V
	VREFH0	When used as ADC12	1.6	—	AVCC0	V
	VREFL0	Relefence	—	0	_	V

Note 1. Use AVCC0 and VCC under the following conditions: AVCC0 = VCC

Note 2. When powering on the VCC and AVCC0 pins, power them on at the same time or the VCC pin first and then the AVCC0 pins. When powering off the VCC and AVCC0 pins, power them off at the same time or the AVCC0 pin first and then the VCC pins.

41.2 DC Characteristics

41.2.1 Tj/Ta Definition

Table 41.3DC characteristics

Conditions: Products with operating temperature (Ta) -40 to +105°C

Parameter	Symbol	Тур	Мах	Unit	Test conditions
Permissible junction temperature	Тј	_	125	°C	High-speed mode
			105 ^{*1}		Middle-speed mode Low-speed mode Subosc-speed mode

Note: Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption}$ (W), where total power consumption = (VCC - V_{OH}) × $\Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + I_{CC} \max \times \text{VCC}$.



Note 1. The upper limit of operating temperature is 85°C or 105°C, depending on the product. For details, see section 1.3. Part Numbering. If the part number shows the operation temperature at 85°C, then the maximum value of Tj is 105°C, otherwise it is 125°C.

41.2.2 I/O V_{IH}, V_{IL}

Table 41.4 I/O VIH, VIL

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger	IIC (except for SMBus) ^{*1}	V _{IH}	VCC × 0.7	_	5.8	V	—
Input voitage		V _{IL}	—	_	VCC × 0.3		
	ΔV_T	VCC × 0.10	—	_		VCC = 2.7 V to 5.5 V	
			VCC × 0.05	—	—		VCC = 1.6 V to 2.7 V
	RES, NMI	V _{IH}	VCC × 0.8	—	—		—
	excluding IIC	V _{IL}	—	—	VCC × 0.2		
		ΔV_T	VCC × 0.10	-	—		VCC = 2.7 V to 5.5 V
			VCC × 0.05	-	—		VCC = 1.6 V to 2.7 V
Input voltage (except for	IIC (SMBus) ^{*2}	V _{IH}	2.2	-	—		VCC = 3.6 to 5.5 V
input pin)		V _{IH}	2.0	—	—		VCC = 2.7 to 3.6 V
		VIL	—	—	0.8		VCC = 3.6 to 5.5 V
		VIL	—	—	0.5		VCC = 2.7 to 3.6 V
	5V-tolerant ports ^{*3}	V _{IH}	VCC × 0.8	-	5.8		—
		V _{IL}	—	—	VCC × 0.2		
P000 to P P015	P000 to P008, P010 to	V _{IH}	AVCC0 × 0.8	—	—		
	P015	V _{IL}	—	—	AVCC0 × 0.2		
	EXTAL	V _{IH}	VCC × 0.8	—	—	7	
	P000 to P008, P010 to P015	V _{IL}	-	-	VCC × 0.2		

Note 1. SCL0_A, SDA0_A, SDA0_B, SCL1_A, SDA1_A (total 5 pins)

Note 2. SCL0_A, SCL0_B, SCL0_C, SDA0_A, SDA0_B, SCL1_A, SCL1_B, SDA1_A, SDA1_B (total 9 pins) Note 3. P205, P206, P400, P401, P407 (total 5 pins)

41.2.3 I/O I_{OH}, I_{OL}

Table 41.5 I/O I_{OH}, I_{OL} (1 of 6)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Permissible output	Permissible output Ports P000 to P008, P010 to P015, P205,	I _{OH}	—	—	-4.0	mA	
current (average P206, P212, P213, P400, P401, P407 value per pin)	I _{OL}	—	—	8.0	mA		
	Other output pins ^{*1}	I _{OH}	_	_	-4.0	mA	
		I _{OL}	_	—	20.0	mA	



Table 41.5 I/O I_{OH}, I_{OL} (2 of 6)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions	
Permissible output	ible output Ports P000 to P008, P010 to P015, F (max value P206, P212, P213, P400, P401, P40		I _{OH}	_	—	-4.0	mA	
per pin)	P206, P212, P213, P40	JU, P401, P407	I _{OL}	_	_	8.0	mA	
	Other output pins*1		I _{OH}	_	_	-4.0	mA	
			I _{OL}	—	—	20.0	mA	
Permissible output current (max value	Total of ports P000 to F P015	2008, P010 to	ΣI _{OH (max)}	-	—	-30	mA	AVCC0 = 2.7 to 5.5 V
total pins) ²				—	—	-8	mA	AVCC0 = 1.8 to 2.7 V
				—	—	-4	mA	AVCC0 = 1.6 to 1.8 V
			ΣI _{OL (max)}	-	—	50	mA	AVCC0 = 2.7 to 5.5 V
				—	_	4	mA	AVCC0 = 1.8 to 2.7 V
				—	—	2	mA	AVCC0 = 1.6 to 1.8 V
	Total of ports P212, P213		ΣI _{OH}	-	_	-8.0	mA	VCC = 2.7 to 5.5 V
				-	-	-2	mA	VCC = 1.8 to 2.7 V
				—	—	-1	mA	VCC = 1.6 to 1.8 V
			Σl _{OL}	-	_	16.0	mA	VCC = 2.7 to 5.5 V
				—	_	1.2	mA	VCC = 1.8 to 2.7 V
				—	—	0.6	mA	VCC = 1.6 to 1.8 V
	Total of ports P400 to P415, P708, P714	100 pin products	ΣI _{OH (max)}	—	—	-30	mA	VCC = 2.7 to 5.5 V
				—	—	-8	mA	VCC = 1.8 to 2.7 V
			—	-	-4	mA	VCC = 1.6 to 1.8 V	
			ΣI _{OL (max)}	—	_	50	mA	VCC = 2.7 to 5.5 V
				_	_	4	mA	VCC = 1.8 to 2.7 V
				-	_	2	mA	VCC = 1.6 to 1.8 V



Table 41.5 I/O I_{OH}, I_{OL} (3 of 6)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions		
Permissible output current (max value	Total of ports P201 to P208, P303 to P307,	100 pin products	ΣI _{OH (max)}	—	—	-30	mA	VCC = 2.7 to 5.5 V	
total pins) ² P808, P809	P808, P809			—	_	-8	mA	VCC = 1.8 to 2.7 V	
			—	—	-4	mA	VCC = 1.6 to 1.8 V		
			ΣI _{OL (max)}	_	—	50	mA	VCC = 2.7 to 5.5 V	
				_	_	4	mA	VCC = 1.8 to 2.7 V	
Total of ports P108 to P115, P300 to P302, P600 to P603, P608 to P610				—	—	2	mA	VCC = 1.6 to 1.8 V	
	Total of ports P108 to P115, P300 to P302,	100 pin products	ΣI _{OH (max)}		_	-30	mA	VCC = 2.7 to 5.5 V	
			_		-8	mA	VCC = 1.8 to 2.7 V		
			_	_	-4	mA	VCC = 1.6 to 1.8 V		
				ΣI _{OL (max)}	_		50	mA	VCC = 2.7 to 5.5 V
				_	_	4	mA	VCC = 1.8 to 2.7 V	
					—	2	mA	VCC = 1.6 to 1.8 V	
	Total of ports P100 to 1 P107, P500 to P505	100 pin products	ΣI _{OH (max)}	_	_	-30	mA	VCC = 2.7 to 5.5 V	
				_	_	-8	mA	VCC = 1.8 to 2.7 V	
					—	-4	mA	VCC = 1.6 to 1.8 V	
			ΣI _{OL (max)}	_	_	50	mA	VCC = 2.7 to 5.5 V	
					-	4	mA	VCC = 1.8 to 2.7 V	
					_	2	mA	VCC = 1.6 to 1.8 V	



Table 41.5 I/O I_{OH}, I_{OL} (4 of 6)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Permissible output	Total of all output pin	100 pin products	ΣI _{OH (max)}	—	_	-100	mA	
total pins) ^{*2}			ΣI _{OL (max)}	—	_	100	mA	
	Total of ports P204 to P208, P400 to P403,	80 pin products	ΣI _{OH (max)}	—	—	-30	mA	VCC = 2.7 to 5.5 V
	P406 to P411, P415, P708, P714			—	_	-8	mA	VCC = 1.8 to 2.7 V
				—	—	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	—	—	50	mA	VCC = 2.7 to 5.5 V
				—	—	4	mA	VCC = 1.8 to 2.7 V
			-	—	_	2	mA	VCC = 1.6 to 1.8 V
	Total of ports P100 to P115, P201, P300 to P306, P500 to P504, P600, P601, P808, P809	80 pin products	ΣI _{OH (max)}	_	_	-30	mA	VCC = 2.7 to 5.5 V
				—	—	-8	mA	VCC = 1.8 to 2.7 V
				—	_	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	_	_	50	mA	VCC = 2.7 to 5.5 V
-				—	—	4	mA	VCC = 1.8 to 2.7 V
				—	_	2	mA	VCC = 1.6 to 1.8 V
	Total of all output pin 8	80 pin products	ΣI _{OH (max)}	—	—	-60	mA	
			ΣI _{OL (max)}	-	—	100	mA	



Table 41.5 I/O I_{OH}, I_{OL} (5 of 6)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Permissible output current (max value	Total of ports P204 to P208, P400 to P403,	64 pin products	ΣI _{OH (max)}	—	—	-30	mA	VCC = 2.7 to 5.5 V
total pins) ²	P407 to P411			_	—	-8	mA	VCC = 1.8 to 2.7 V
				_	—	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	_	—	50	mA	VCC = 2.7 to 5.5 V
Total of ports P113, P201, P204, P500					—	4	mA	VCC = 1.8 to 2.7 V
				_	- 2 mA VCC 1.8 \	VCC = 1.6 to 1.8 V		
	Total of ports P100 to P113, P201, P300 to P304, P500 to P502	64 pin products	ΣI _{OH (max)}	_	—	-30	mA	VCC = 2.7 to 5.5 V
				_	—	-8	mA	VCC = 1.8 to 2.7 V
				_	_	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	_	_	50	mA	VCC = 2.7 to 5.5 V
-				—	—	4	mA	VCC = 1.8 to 2.7 V
				_	_	2	mA	VCC = 1.6 to 1.8 V
	Total of all output pin 6	64 pin products	ΣI _{OH (max)}	-	—	-60	mA	
			ΣI _{OL (max)}	-	—	100	mA	



Table 41.5 I/O I_{OH}, I_{OL} (6 of 6)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Permissible output current (max value	Total of ports P206 to P208, P400, P401,	48 pin products	ΣI _{OH (max)}	—	_	-30	mA	VCC = 2.7 to 5.5 V
total pins) ²	P407 to P409			—	_	-8	mA	VCC = 1.8 to 2.7 V
				—	—	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	—		50	mA	VCC = 2.7 to 5.5 V
				—	—	4	mA	VCC = 1.8 to 2.7 V
				—		2	mA	VCC = 1.6 to 1.8 V
	Total of ports P100 to P104, P108 to P112,P201, P300 to P302, P500	48 pin products	ΣI _{OH (max)}	_		-30	mA	VCC = 2.7 to 5.5 V
				—	—	-8	mA	VCC = 1.8 to 2.7 V
				—	_	-4	mA	VCC = 1.6 to 1.8 V
			ΣI _{OL (max)}	—	—	50	mA	VCC = 2.7 to 5.5 V
-				—	—	4	mA	VCC = 1.8 to 2.7 V
				_	_	2	mA	VCC = 1.6 to 1.8 V
	Total of all output pin 4	48 pin products	ΣI _{OH (max)}	_	_	-60	mA	
			ΣI _{OL (max)}	_	_	100	mA	

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Note 2. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I_{OH} = -30.0 mA

Total output current of pins = (-30.0 \times 0.7)/(80 \times 0.01) \cong -26.2 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in Table 41.5.

41.2.4 I/O V_{OH}, V_{OL}, and Other Characteristics

Table 41.6 I/O V_{OH}, V_{OL} (1)

Conditions:	VCC =	AVCC0 =	4.0	to	5.5	V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Output	Ports P000 to P008, P010 to P015	V _{OH}	AVCC0 - 0.8	—	—	V	I _{OH} = -4.0 mA
voltage	Output pins except for P000 to P008 and P010 to P015 ^{*1}	V _{OH}	VCC - 0.8	-	—		I _{OH} = -4.0 mA
	Ports P000 to P008, P010 to P015	V _{OL}	_	—	0.8		I _{OL} = 8.0 mA
	Ports P205, P206, P212, P213, P400, P401, P407	V _{OL}	—	-	0.8		I _{OL} = 8.0 mA
	Output pins except for P000 to P008, P010 to P015, P205, P206, P212, P213, P400, P401, and P407 ^{*1}	V _{OL}	_	_	1.2		I _{OL} = 20.0 mA



Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 41.7 I/O V_{OH}, V_{OL} (2)

Conditions: VCC = AVCC0 = 2.7 to 4.0 V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Output	Dutput Ports P000 to P008, P010 to P015		AVCC0 - 0.8	—	—	V	I _{OH} = -4.0 mA
vollage	Output pins except for P000 to P008 and P010 to P015 ^{*1}	V _{OH}	VCC - 0.8	-	_		I _{OH} = -4.0 mA
	Ports P000 to P008, P010 to P015		_	—	0.8		I _{OL} = 8.0 mA
	Output pins except for P000 to P008 and P010 to P015 ^{*1}		—	—	0.8		I _{OL} = 8.0 mA

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 41.8 I/O V_{OH}, V_{OL} (3)

Conditions: VCC = AVCC0 = 1.6 to 2.7 V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Output voltage	Ports P000 to P008, P010 to P015	V _{OH}	AVCC0 - 0.5	_	—	V	I _{OH} = -1.0 mA AVCC0 = 1.8 to 2.7 V
			AVCC0 - 0.5	_	_		I _{OH} = -0.5 mA AVCC0 = 1.6 to 1.8 V
	Output pins except for P000 to P008 and P010 to P015 ^{*1}	V _{OH}	VCC - 0.5	—	_		I _{OH} = -1.0 mA VCC = 1.8 to 2.7 V
			VCC - 0.5	_	_		I _{OH} = -0.5 mA VCC = 1.6 to 1.8 V
	Ports P000 to P008, P010 to P015	V _{OL}	_	—	0.4		I _{OL} = 0.6 mA AVCC0 = 1.8 to 2.7 V
			_	_	0.4		I _{OL} = 0.3 mA AVCC0 = 1.6 to 1.8 V
	Output pins except for P000 to P008 and P010 to P015 ^{*1}	V _{OL}	_	-	0.4		I _{OL} = 0.6 mA VCC = 1.8 to 2.7 V
			_	_	0.4		I _{OL} = 0.3 mA VCC = 1.6 to 1.8 V

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 41.9 I/O other characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions	
Input leakage current	RES, ports P200, P214, P215	I _{in}	_	_	1.0	μA	V _{in} = 0 V V _{in} = VCC	
Three-state leakage current (off state) 5V-tolerant ports ^{*1}		I _{TSI}	_	_	1.0	μA	V _{in} = 0 V V _{in} = 5.8 V	
	Other ports (except for P200, P214, P215, and 5V-tolerant ports)		_	_	1.0		V _{in} = 0 V V _{in} = VCC	
Input pull-up resistor	All ports (except for P200, P214, P215)	R _U	10	20	100	kΩ	V _{in} = 0 V	
Input capacitance	P200	C _{in}	_	_	30	pF	V _{in} = 0 V	
	Other input pins		_	—	15		f = 1 MHz T _a = 25°C	

Note 1. P205, P206, P400, P401, and P407 (total 5 pins)



41.2.5 Operating and Standby Current

Table 41.10Operating and standby current (1) (1 of 2)

						LDO m	ode	DCDC mode ^{*1}	12		Test
Paramete	r				Symbol	Typ ^{*10}	Мах	Typ ^{*10}	Max	Unit	Conditions
Supply	High-	Normal	All peripheral	ICLK = 48 MHz	I _{CC}	5.50	—	3.05	—	mA	*7 *11
current	speed mode ^{*2}	mode	Clocks disabled, CoreMark code	ICLK = 32 MHz		3.65	_	2.20	—	1	*7
			executing from flash ^{*5}	ICLK = 16 MHz		2.20	_	1.35	—		
				ICLK = 8 MHz		1.45	_	0.90	—		
Sleep	All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 48 MHz			14.5	_	12.5		*9 *11		
		Sleep	All peripheral	ICLK = 48 MHz		1.05	—	0.65	—		*7
		mode	clocks disabled ⁵	ICLK = 32 MHz		0.85	_	0.55	_	1	*7
				ICLK = 16 MHz]	0.70	—	0.45	—		
All		ICLK = 8 MHz		0.60	—	0.35	—				
		All peripheral	ICLK = 48 MHz		4.85	—	2.95	—	-	*9	
		clocks enabled ³	ICLK = 32 MHz		4.68	_	2.85	—		*8	
				ICLK = 16 MHz]	2.55	—	1.55	—		
				ICLK = 8 MHz		1.50	—	0.95	—		
		Increase	during BGO operation	n ^{*6}		2.1	—	1.95	—		—
Supply	Middle-	Normal	All peripheral	ICLK = 24 MHz	I _{CC}	2.80	—	1.65	—	mA	*7
current '	mode ^{*2}	mode	Clocks disabled, CoreMark code executing from flash ^{*5}	ICLK = 4 MHz		0.90		0.55			
	All peripheral clocks enabled, code executing from flash ^{*5} Sleep All peripheral	ICLK = 24 MHz		_	10.0	_	8.8	-	*8		
		All peripheral	ICLK = 24 MHz		0.70	—	0.45	—		*7	
mode clocks disabled ^{*5}	clocks disabled ⁵	ICLK = 4 MHz		0.55	—	0.35	—				
	All peripheral clocks enabled ^{*5}	All peripheral	ICLK = 24 MHz		3.50	_	2.10	—		*8	
		ICLK = 4 MHz		0.95	—	0.60	—				
		Increase	during BGO operation	n ^{*6}		2.00	—	1.65	—		—



Table 41.10 Operating and standby current (1) (2 of 2)

Conditions	: VCC = AV	/CC0 = 1.6	6 to 5.5 V								
						LDO m	ode	DCDC mode ^{*12}			Tost
Paramete	r				Symbol	Typ ^{*10}	Мах	Typ ^{*10}	Max	Unit	Conditions
Supply L current ^{*1} s n	Low- speed mode ^{*3}	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash ^{*5}	ICLK = 2 MHz	Icc	0.33	_	_	_	mA	*7
			All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 2 MHz		_	3.1	_	_		*8
		Sleep mode	All peripheral clocks disabled ^{*5}	ICLK = 2 MHz		0.13	_	-	_		*7
			All peripheral clocks enabled ^{*5}	ICLK = 2 MHz		0.35	_	-	_		*8
	Subosc- speed mode ^{*4}	Normal mode	All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 32.768 kHz	I _{CC}	_	540	_	_	μA	*8
		Sleep mode	All peripheral clocks disabled ^{*5}	ICLK = 32.768 kHz		2.00	—	-	—		*8
			All peripheral clocks enabled ^{*5}	ICLK = 32.768 kHz		5.85	—	-	_		*8

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

In LDO mode, the supply current is total current flowing into VCC.

In DCDC mode, the supply current is total current flowing into VCC and VCC_DCDC.

- Note 2. The clock source is HOCO. Note 3. The clock source is MOCO.
- Note 4. The clock source is the sub-clock oscillator.
- Note 5. This does not include BGO and A/D operation. Note 6. This is the increase for programming or erasure of the flash memory for data storage during program execution.
- Note 7. PCLKB and PCLKD are set to divided by 64.

Note 8. PCLKB and PCLKD are the same frequency as that of ICLK.

- Note 9. PCLKB are set to be divided by 2 and PCLKD is the same frequency as that of ICLK.
- Note 10. VCC = 3.3 V.

Note 11. The prefetch is operating.

Note 12. VCC = AVCC0 = VCC_DCDC = 2.4 to 5.5 V



Table 41.11 **Operating and standby current (2)**

Conditions	: VCC = AVCC0	= 1.6 to 5.5 V						
Paramete	ər			Symbol	Typ ^{*3}	Max	Unit	Test conditions
Supply	Software	All	T _a = 25°C	I _{CC}	0.30	2.2	μA	—
current ^{~1}	Standby mode ^{*2}	SRAMs(0x2000_40 00 to	T _a = 55°C	1	0.65	5.3		
		0x2000_7FFF) are on	T _a = 85°C	1	2.0	20	_	
			T _a = 105°C	1	4.0	70		
		Only 8KB SRAM	T _a = 25°C	1	0.25	2.2		
		(0x2000_4000 to 0x2000_5FFF) is on	T _a = 55°C	1	0.6	5.3		
			T _a = 85°C	1	1.8	20	_	
		T _a = 105°C	1	3.65	70			
	Increment for F chip oscillator*	RTC operation with low	-speed on-		0.30	—		-
	Increment for RTC operation in normal operation mode with sub-clock oscillator ^{*4}				0.20	_		SOMCR.SODRV[1:0] are 11b (Low power mode 3) RCR4.ROPSEL is 0 (RTC operation in normal operation mode)
					—		SOMCR.SODRV[1:0] are 00b (normal mode) RCR4.ROPSEL is 0 (RTC operation in normal operation mode)	
Increment for RTC operation clock mode with sub-clock os		RTC operation in low-ca th sub-clock oscillator ^{*4}	onsumption		0.11	—		SOMCR.SODRV[1:0] are 11b (Low power mode 3) RCR4.ROPSEL is 1 (RTC operation in low-consumption clock mode)
					0.90	_		SOMCR.SODRV[1:0] are 00b (normal mode) RCR4.ROPSEL is 1 (RTC operation in low-consumption clock mode)

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOS transistors are in the off state. The supply current is total current flowing into VCC.

Note 2. The IWDT and LVD are not operating. Note 3. VCC = 3.3 V.

Note 4. Includes the low-speed on-chip oscillator or sub-oscillation circuit current.

Table 41.12 Operating and standby current (3) (1 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Analog power supply current	During 12-bit A/D conversion (at high-speed A/D conversion mode)	I _{AVCC0}	—	-	1.44	mA	—
	During 12-bit A/D conversion (at low-power A/D conversion mode)		_	-	0.78	mA	—
	During 12-bit D/A conversion ^{*1}		_	—	0.8	mA	_
	Waiting for 12-bit A/D and 12-bit D/A conversion (all units) ^{*2}		_	-	1.0	μA	—
Reference	During 12-bit A/D conversion	I _{REFH0}	—	—	120	μA	—
power supply current	Waiting for 12-bit A/D conversion		_	—	60	nA	—
Temperature Sensor (TSN) operating current		I _{TNS}		95	—	μA	—



Table 41.12 Operating and standby current (3) (2 of 2)

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Low-power Analog Comparator	Window comparator (high-speed mode)	I _{CMPLP}	—	12	—	μA	—
	Comparator (high-speed mode)		—	6.4	—	μA	—
(ACMPLP) operating current	Comparator (low-speed mode)		_	1.8		μA	

Note 1. The reference power supply current is included in the power supply current value for D/A conversion.

Note 2. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC120 module-stop bit) is in the module-stop state.

41.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 41.13 Rise and fall gradient characteristics

Conditions: VCC = AVCC0 = 0 to 5.5 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Power-on VCC	Voltage monitor 0 reset disabled at startup	SrVCC	0.02	—	2	ms/V	_
rising gradient	Voltage monitor 0 reset enabled at startup ^{*1 *2}				_		
	SCI boot mode ^{*2}				2		

Note 1. When OFS1.LVDAS = 0.

Note 2. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of OFS1.LVDAS bit.

Table 41.14 Rising and falling gradient and ripple frequency characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (5.5 V) and lower limit (1.6 V).

When the VCC change exceeds VCC ± 10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Allowable ripple frequency	f _{r(VCC)}	—	—	10	kHz	Figure 41.2 $V_r (VCC) \le VCC \times 0.2$
		_		1	MHz	Figure 41.2 V _{r (VCC)} ≤ VCC × 0.08
		_	_	10	MHz	Figure 41.2 V _{r (VCC)} ≤ VCC × 0.06
Allowable voltage change rising and falling gradient	dt/dVCC	1.0			ms/V	When VCC change exceeds VCC \pm 10%





41.3 AC Characteristics



41.3.1 Frequency

Table 41.15 Operation frequency in high-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter				Min	Тур	Max ^{*5}	Unit
Operation	System clock (ICLK) ^{*1*2*4}	1.8 to 5.5 V	f	0.032768	—	48	MHz
irequency	Peripheral module clock (PCLKB) ^{*4}	1.8 to 5.5 V		—	_	32	
	Peripheral module clock (PCLKD) ^{*3 *4}	1.8 to 5.5 V		_	_	64	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.

Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 41.19.

Table 41.16 Operation frequency in middle-speed mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter				Min	Тур	Max ^{*5}	Unit
Operation	System clock (ICLK) ^{*1*2*4}	1.8 to 5.5 V	f	0.032768	—	24	MHz
frequency		1.6 to 1.8 V	-	0.032768	—	4	
	Peripheral module clock (PCLKB) *4	1.8 to 5.5 V		_	—	24	
		1.6 to 1.8 V		—	—	4	
	Peripheral module clock (PCLKD) ^{*3 *4}	1.8 to 5.5 V		—	—	24	
		1.6 to 1.8 V		—	_	4	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.

Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 41.19.

Table 41.17 Operation frequency in low-speed mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter				Min	Тур	Max ^{*5}	Unit
Operation	System clock (ICLK) ^{*1*2*4}	1.6 to 5.5 V	f	0.032768	—	2	MHz
irequency	Peripheral module clock (PCLKB) *4	1.6 to 5.5 V		—	_	2	
	Peripheral module clock (PCLKD)*3 *4	1.6 to 5.5 V		_	_	2	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory.

Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.

Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 41.19.



Table 41.18 Operation frequency in Subosc-speed mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter				Min	Тур	Мах	Unit
Operation	System clock (ICLK) ^{*1*3}	1.6 to 5.5 V	f	27.8528	32.768	37.6832	kHz
irequency	Peripheral module clock (PCLKB) *3	1.6 to 5.5 V		—	—	37.6832	
	Peripheral module clock (PCLKD)*2 *3	1.6 to 5.5 V		_	_	37.6832	

Note 1. Programming and erasing the flash memory is not possible.

Note 2. The ADC12 cannot be used.

Note 3. See section 8, Clock Generation Circuit for the relationship of frequencies between ICLK, PCLKB, and PCLKD.

41.3.2 Clock Timing

Table 41.19 Clock timing

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
EXTAL external clock input cycle time	t _{Xcyc}	50	_	_	ns	Figure 41.3
EXTAL external clock input high pulse width	t _{XH}	20	—	-	ns	
EXTAL external clock input low pulse width	t _{XL}	20	—	-	ns	
EXTAL external clock rising time	t _{Xr}	1-	—	5	ns	
EXTAL external clock falling time	t _{Xf}	1-	—	5	ns	
EXTAL external clock input wait time ^{*1}	t _{EXWT}	0.3	—	-	μs	—
EXTAL external clock input frequency	f _{EXTAL}	1-	—	20	MHz	1.8 ≤ VCC ≤ 5.5
			—	4	1	1.6 ≤ VCC < 1.8
Main clock oscillator oscillation frequency	f _{MAIN}	1	<u> </u>	20	MHz	1.8 ≤ VCC ≤ 5.5
		1	—	4	<u> </u>	1.6 ≤ VCC < 1.8
LOCO clock oscillation frequency	f _{LOCO}	27.8528	32.768	37.6832	kHz	-
LOCO clock oscillation stabilization time	t _{LOCO}	-	—	100	μs	Figure 41.4
IWDT-dedicated clock oscillation frequency	f _{ILOCO}	12.75	15	17.25	kHz	—
MOCO clock oscillation frequency	f _{MOCO}	6.8	8	9.2	MHz	-
MOCO clock oscillation stabilization time	t _{MOCO}	-	—	1	μs	—
HOCO clock oscillation frequency ^{*5}	f _{HOCO24}	23.76	24	24.24	MHz	Ta = -40 to 105°C 1.6 ≤ VCC ≤ 5.5
	f _{HOCO32}	31.68	32	32.32		Ta = -40 to 105°C 1.6 ≤ VCC ≤ 5.5
	f _{HOCO48}	47.52	48	48.48		Ta = -40 to 105°C 1.6 ≤ VCC ≤ 5.5
	f _{HOCO64}	63.36	64	64.64		Ta = -40 to 105°C 1.6 ≤ VCC ≤ 5.5
HOCO clock oscillation stabilization time ^{*3 *4}	^t носо24 ^t носо32 ^t носо48 ^t носо64	-	1.9	_	μs	Figure 41.5
Sub-clock oscillator oscillation frequency	f _{SUB}	—	32.768	_	kHz	—
Sub-clock oscillation stabilization time ^{*2}	t _{SUBOSC}	_	0.5	_	s	Figure 41.6

Note 1. Time until the clock can be used after the Main Clock Oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. After changing the setting of the SOSCCR.SOSTP bit to start sub-clock oscillator operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization wait time elapsed. Use the oscillator wait time value recommended by the oscillator manufacturer.

Note 3. This is a characteristic when the HOCOCR.HCSTP bit is set to 0 (oscillation) in the MOCO stop state. When the HOCOCR.HCSTP bit is set to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 µs.



Note 4. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

Note 5. Accuracy at production test.













Figure 41.6 Sub-clock oscillation start timing



41.3.3 Reset Timing

Table 41.20Reset timing

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	
RES pulse width	At power-on	t _{RESWP}	10	—	—	ms	Figure 41.7
	Not at power-on	t _{RESW}	30	—	—	μs	Figure 41.8
Wait time after RES cancellation (at	LVD0 enabled ^{*1}	t _{RESWT}	—	0.9	—	ms	Figure 41.7
power-on)	LVD0 disabled ^{*2}		—	0.2	—		
Wait time after RES cancellation (during	LVD0 enabled ^{*1}	t _{RESWT2}	—	0.9	_	ms	Figure 41.8
powered-on state)	LVD0 disabled ^{*2}		—	0.2	—		
Wait time after internal reset	LVD0 enabled ^{*1}	t _{RESWT3}	_	0.9	_	ms	Figure 41.9
SRAM parity error reset, SRAM ECC error reset, bus master MPU error reset, bus slave MPU error reset, stack pointer error reset, software reset)	LVD0 disabled ^{*2}			0.15			

Note 1. When OFS1.LVDAS = 0. Note 2. When OFS1.LVDAS = 1.







Figure 41.8 Reset input timing (1)





Figure 41.9 Reset input timing (2)

41.3.4 Wakeup Time

Table 41.21Timing of recovery from low power modes (1)

Parameter			Symbol	Min	Тур	Мах	Unit	Test conditions	
Recovery time from Software Standby mode ^{*1}	High- speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*2}	t _{SBYMC}	_	2	3	ms	
		External clock input to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*3}	t _{SBYEX}	_	2.4	3.1	μs	
		System clock s (HOCO clock is	ystem clock source is HOCO IOCO clock is 32 MHz)		—	4.9	6.2	μs	Figure 41.10
	System clock source is HO (HOCO clock is 48 MHz)		ource is HOCO s 48 MHz)	t _{SBYHO}	_	4.8	6	μs	_
		System clock source is HOCO (HOCO clock is 64 MHz)		t _{SBYHO}	—	4.9	6.2	μs	
		System clock s MHz)	ource is MOCO (8	t _{SBYMO}	—	4	5	μs	

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.


Parameter	Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode ^{*1}	Middle- speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*2}	t _{SBYMC}	_	2	3	ms	
		External clock input to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*3} VCC = 1.8 V to 5.5 V	t _{SBYEX}		2.4	3.1	μs	
			System clock source is main clock oscillator (20 MHz) ^{*3} VCC = 1.6 V to 1.8 V	-	_	11.7	13		
		System clock source is	VCC = 1.8 V to 5.5 V	t _{SBYHO}	_	5.2	6.5	μs	Figure 41.10
		HOCO ^{**}	VCC = 1.6 V to 1.8 V		_	13.2	15		
		System clock source is MOCO (8 MHz)	VCC = 1.8 V to 5.5 V	t _{SBYMO}		4	5	μs	
			VCC = 1.6 V to 1.8 V		_	7.2	9	1	

Table 41.22	Timing of recovery	y from low	power modes	(2))
-------------	--------------------	------------	-------------	-----	---

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The system clock is 24 MHz.

Table 41.23	Timing of recover	y from low	power modes ((3)	1
		,.			

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions	
Recovery L time from r Software Standby mode ^{*1}	Low-speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (2 MHz) ^{*2}	t _{SBYMC}	_	2	3	ms	Figure 41.10
		External clock input to main clock oscillator	System clock source is main clock oscillator (2 MHz) ^{*3}	t _{SBYEX}	_	14.5	16	μs	
System clock source is MOCO (2 MHz)		ource is MOCO (2	t _{SBYMO}	—	12	15	μs		

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05. Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Table 41.24	Timing of recovery	y from low power modes (4	I)
-------------	--------------------	---------------------------	----

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode ^{*1} Subosc-speed mode sub-clock oscillato (32.768 kHz)		System clock source is sub-clock oscillator (32.768 kHz)	t _{SBYSC}	_	0.85	1	ms	Figure 41.10
		System clock source is LOCO (32.768 kHz)	t _{SBYLO}	_	0.85	1.2	ms	

Note 1. The sub-clock oscillator or LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.





Table 41.25	Timing of recovery from low power modes (5)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode to Snooze mode	High-speed mode System clock source is HOCO	t _{SNZ}	_	4.1	5.2	μs	Figure 41.11
	Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V	t _{SNZ}	_	4.2	5.3	μs	
	Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.6 V to 1.8 V	t _{SNZ}	_	8.3	10	μs	
	Low-speed mode System clock source is MOCO (2 MHz)	t _{SNZ}	_	6.7	8.0	μs	





Figure 41.11 Recovery timing from Software Standby mode to Snooze mode

41.3.5 NMI and IRQ Noise Filter

Table 41.26NMI and IRQ noise filter

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions			
NMI pulse	t _{NMIW}	200	—	—	ns	NMI digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns		
width		t _{Pcyc} × 2 ^{*1}	—	—			t _{Pcyc} × 2 > 200 ns		
		200	_	—		NMI digital filter enabled	t _{NMICK} × 3 ≤ 200 ns		
		t _{NMICK} × 3.5 ^{*2}	_	_			t _{NMICK} × 3 > 200 ns		
IRQ pulse	t _{IRQW}	200	_	—	ns	IRQ digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns		
width		t _{Pcyc} × 2 ^{*1}	—	—			t _{Pcyc} × 2 > 200 ns		
		200	—	—		IRQ digital filter enabled	t _{IRQCK} × 3 ≤ 200 ns		
		t _{IRQCK} × 3.5 ^{*3}	_	_			t _{IRQCK} × 3 > 200 ns		

Note: 200 ns minimum in Software Standby mode.

Note: If the clock source is being switched it is needed to add 4 clock cycle of switched source.

Note 1. t_{Pcyc} indicates the PCLKB cycle.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).



Figure 41.12 NMI interrupt input timing





Figure 41.13 IRQ interrupt input timing

41.3.6 I/O Ports, POEG, GPT, AGT, KINT, and ADC12 Trigger Timing

Table 41.27 I/O Ports, POEG, GPT, AGT, KINT, and ADC12 trigger timing

Parameter	Parameter			Min	Max	Unit	Test conditions
I/O Ports	Input data pulse width	2.7 V ≤ VCC ≤ 5.5 V	t _{PRW}	2	—	t _{Pcyc}	Figure 41.14
		2.4 V ≤ VCC < 2.7 V		3			
		1.6 V ≤ VCC < 2.4 V		4			
POEG	POEG input trigger pulse width	•	t _{POEW}	3	—	t _{Pcyc}	Figure 41.15
GPT	Input capture pulse width	Single edge	t _{GTICW}	1.5	—	t _{PDcyc}	Figure 41.16
		Dual edge	-	2.5	—		
AGT	AGTIO, AGTEE input cycle	1.8 V ≤ VCC ≤ 5.5 V	t _{ACYC} *1	250	—	ns	Figure 41.17
		1.6 V ≤ VCC < 1.8 V		2000	—	ns	
	AGTIO, AGTEE input high-level	1.8 V ≤ VCC ≤ 5.5 V	t _{ACKWH} , t _{ACKWL}	100	—	ns ns	
	width, low-level width	1.6 V ≤ VCC < 1.8 V		800	—		
	AGTIO, AGTO, AGTOA,	2.7 V ≤ VCC ≤ 5.5 V	t _{ACYC2}	62.5	—	ns	Figure 41.17
	AGTOB output cycle	2.4 V ≤ VCC < 2.7 V		125	—	ns	
		1.8 V ≤ VCC < 2.4 V		250	—	ns	
		1.6 V ≤ VCC < 1.8 V		500	—	ns	
ADC12	12-bit A/D converter trigger input pulse width		t _{TRGW}	1.5	_	t _{Pcyc}	Figure 41.18
KINT	KRn (n = 00 to 07) pulse width		t _{KR}	250	—	ns	Figure 41.19

Note 1. Constraints on AGTIO input: $t_{Pcyc} \times 2$ (t_{Pcyc} : PCLKB cycle) < t_{ACYC} .























41.3.7 CAC Timing

Table 41.28 CAC timing

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
CAC	CACREF input pulse	$t_{Pcyc}^{*1} \le t_{CAC}^{*2}$	t _{CACREF}	$4.5 \times t_{CAC} + 3 \times t_{Pcyc}$	—	—	ns	—
	Width	$t_{Pcyc}^{*1} > t_{CAC}^{*2}$		$5 \times t_{CAC} + 6.5 \times t_{Pcyc}$	—	—	ns	

Note 1. t_{Pcyc}: PCLKB cycle.

Note 2. t_{CAC} : CAC count clock source cycle.



41.3.8 SCI Timing

Table 41.29 SCI timing (1)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

eter			Symbol	Min	Max	Unit	Test conditions
Input clock cycle	Asynchronous	2.7 V ≤ VCC ≤ 5.5 V	t _{Scyc}	125	_	ns	Figure 41.20
		2.4 V ≤ VCC < 2.7 V	_	250	_		
		1.8 V ≤ VCC < 2.4 V		500	_		
		1.6 V ≤ VCC < 1.8 V		1000	_	_	
	Clock	2.7 V ≤ VCC ≤ 5.5 V		187.5	_	_	
	synchronous	2.4 V ≤ VCC < 2.7 V		375	_	_	
		1.8 V ≤ VCC < 2.4 V		750	_	_	
		1.6 V ≤ VCC < 1.8 V		1500	_	_	
Input clock pulse widt	h	t _{SCKW}	0.4	0.6	t _{Scyc}		
Input clock rise time			t _{SCKr}	—	20	ns	
Input clock fall time			t _{SCKf}	_	20	ns	
Output clock cycle	Asynchronous	2.7 V ≤ VCC ≤ 5.5 V	t _{Scyc}	187.5	_	ns	
		2.4 V ≤ VCC < 2.7 V	-	375	_	_	
		1.8 V ≤ VCC < 2.4 V		750	_	_	
		1.6 V ≤ VCC < 1.8 V		1500	_	_	
	Clock	2.7 V ≤ VCC ≤ 5.5 V		125	_	-	
	synchronous	2.4 V ≤ VCC < 2.7 V	-	250	_		
		1.8 V ≤ VCC < 2.4 V		500	_		
		1.6 V ≤ VCC < 1.8 V		1000	_		
Output clock pulse wi	dth	4	t _{SCKW}	0.4	0.6	t _{Scyc}	
Output clock rise time	•	1.8 V ≤ VCC ≤ 5.5 V	t _{SCKr}	_	20	ns	
		1.6 V ≤ VCC < 1.8 V		—	30	_	
Output clock fall time		1.8 V ≤ VCC ≤ 5.5 V	t _{SCKf}	_	20	ns	
		1.6 V ≤ VCC < 1.8 V		—	30	_	
Transmit data delay	Clock	1.8 V ≤ VCC ≤ 5.5 V	t _{TXD}	—	40	ns	Figure 41.21
time (master)	synchronous	1.6 V ≤ VCC < 1.8 V		—	45	_	
Transmit data delay	Clock	2.7 V ≤ VCC ≤ 5.5 V			55	ns	
time (slave)	synchronous	2.4 V ≤ VCC < 2.7 V			60		
		1.8 V ≤ VCC < 2.4 V		—	100		
		1.6 V ≤ VCC < 1.8 V		—	125		
Receive data setup	Clock	2.7 V ≤ VCC ≤ 5.5 V	t _{RXS}	45	—	ns	
time (master)	synchronous	2.4 V ≤ VCC < 2.7 V		55	—		
Receive data setup time (slave)		1.8 V ≤ VCC < 2.4 V		90	_	1	
		1.6 V ≤ VCC < 1.8 V	-	110	_		
	Clock	2.7 V ≤ VCC ≤ 5.5 V		40	-	ns	1
	synchronous	1.6 V ≤ VCC < 2.7 V	_	45	-		
Receive data hold time (master)	Clock synchrono	bus	t _{RXH}	5	—	ns	
Receive data hold time (slave)	Clock synchrono	bus	t _{RXH}	40	-	ns	











Table 41.30 SCI timing (2) (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Paramet	er			Symbol	Min	Max	Unit ^{*1}	Test conditions
Simple	SCK clock cycle	e output	2.7 V ≤ VCC ≤ 5.5 V	t _{SPcyc}	125	—	ns	Figure 41.22
SPI	(master)		2.4 V ≤ VCC < 2.7 V		250	_		
			1.8 V ≤ VCC < 2.4 V		500	—		
			1.6 V ≤ VCC < 1.8 V		1000	_		
	SCK clock cycle	e input	2.7 V ≤ VCC ≤ 5.5 V		187.5	_		
	(slave)		2.4 V ≤ VCC < 2.7 V		375	_		
			1.8 V ≤ VCC < 2.4 V		750	_		
			1.6 V ≤ VCC < 1.8 V		1500	_		
	SCK clock high	pulse widt	h	t _{SPCKWH}	0.4	0.6	t _{SPcyc}	
	SCK clock low	pulse width	l l	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	
	SCK clock rise	and fall	1.8 V ≤ VCC ≤ 5.5 V	t _{SPCKr} ,	_	20	ns	
	time		1.6 V ≤ VCC < 1.8 V	t _{SPCKf}	_	30		
	Data input	Master	2.7 V ≤ VCC ≤ 5.5 V	t _{SU}	45	_	ns	Figure 41.23
	setup time		2.4 V ≤ VCC < 2.7 V		55	—		to Figure 41.26
			1.8 V ≤ VCC < 2.4 V		80	_		
			1.6 V ≤ VCC < 1.8 V		110	_		
		Slave	2.7 V ≤ VCC ≤ 5.5 V		40	—		
			1.6 V ≤ VCC < 2.7 V		45	—		
	Data input	Master		t _H	33.3	_	ns	
	Slave				40	_		
	SS input setup	SS input setup time				—	t _{SPcyc}	
	SS input hold ti	me		t _{LAG}	1	_	t _{SPcyc}	
	Data output	Master	1.8 V ≤ VCC ≤ 5.5 V	t _{OD}	_	40	ns	1
	delay time		1.6 V ≤ VCC < 1.8 V		_	50		
		Slave	2.4 V ≤ VCC ≤ 5.5 V		—	65		
			1.8 V ≤ VCC < 2.4 V		—	100		
			1.6 V ≤ VCC < 1.8 V		—	125		
	Data output	Master	2.7 V ≤ VCC ≤ 5.5 V	t _{OH}	-10	—	ns	
	hold time		2.4 V ≤ VCC < 2.7 V		-20	—		
			1.8 V ≤ VCC < 2.4 V		-30	—		
			1.6 V ≤ VCC < 1.8 V		-40	_		
		Slave	Slave			_		
	Data rise and	Master	1.8 V ≤ VCC ≤ 5.5 V	t _{Dr} , t _{Df}	—	20	ns	
	Tall time		1.6 V ≤ VCC < 1.8 V		_	30		
	S	Slave 1	1.8 V ≤ VCC ≤ 5.5 V			20		
			1.6 V ≤ VCC < 1.8 V		_	30		



Table 41.30 SCI timing (2) (2 of 2) Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Condition										
Parameter					Min	Max	Unit ^{*1}	Test conditions		
Simple	mple Slave access time $2.4 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$		t _{SA}	—	6	t _{Pcyc}	Figure 41.26			
SPI		1.8 V ≤ VCC < 2.4 V	24 MHz ≤ PCLKB ≤ 32 MHz		_	7				
			PCLKB < 24 MHz		_	6				
		1.6 V ≤ VCC < 1.8 V			_	6				
	Slave output release time	2.4 V ≤ VCC ≤ 5.5 V		t _{REL}	_	6	t _{Pcyc}			
		1.8 V ≤ VCC < 2.4 V	24 MHz ≤ PCLKB ≤ 32 MHz		_	7				
			PCLKB < 24 MHz		_	6				
		1.6 V ≤ VCC < 1.8 V			—	6				

Note 1. t_{Pcyc}: PCLKB cycle.







RA2L1 User's Manual





















Table 41.31SCI timing (3)

Conditions.	VCC = AVCC0 = 2.7 to 5.5 V
Conditions.	100 10000 2.1 00.0 0

Parameter		Symbol	Min	Мах	Unit	Test conditions
Simple IIC	SDA input rise time	t _{Sr}	—	1000	ns	Figure 41.27
(Standard mode)	SDA input fall time	t _{Sf}	—	300	ns	
	SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc} *1	ns	
	Data input setup time	t _{SDAS}	250	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b *2	-	400	pF	
Simple IIC (Fast	SDA input rise time	t _{Sr}	—	300	ns	Figure 41.27
mode)	SDA input fall time	t _{Sf}	—	300	ns	
	SDA input spike pulse removal time	t _{SP}	0	$4 \times t_{IICcyc}^{*1}$	ns	
	Data input setup time	t _{SDAS}	100	—	ns	
	Data input hold time	t _{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C _b *2	_	400	pF	

Note 1. t_{IICcyc} : Clock cycle selected by the SMR.CKS[1:0] bits.

Note 2. C_b indicates the total capacity of the bus line.



Figure 41.27 SCI simple IIC mode timing



41.3.9 SPI Timing

Table 41.32SPI timing (1 of 3)

Para	imeter			Symbol	Min	Мах	Unit ^{*1}	Test conditions
SPI	RSPCK	Master	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$	t _{SPcyc}	62.5	—	ns	Figure
	CIOCK CYCIE		2.4 V ≤ VCC < 2.7 V		125	—		C = 30 pF
			1.8 V ≤ VCC < 2.4 V		250	—		
			1.6 V ≤ VCC < 1.8 V		500	—		
		Slave	2.7 V ≤ VCC ≤ 5.5 V		187.5	_		
			2.4 V ≤ VCC < 2.7 V		375	_		
			1.8 V ≤ VCC < 2.4 V		750	_		
			1.6 V ≤ VCC < 1.8 V		1500	_		
	RSPCK clock high pulse width	Master		tsрскwн	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3		ns	
		Slave]	3 × t _{Pcyc}	—		
	RSPCK clock low pulse width	Master		t _{SPCKWL}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	_	ns	-
		Slave			3 × t _{Pcyc}	—	-	-
	RSPCK	Output	2.7 V ≤ VCC ≤ 5.5 V	t _{SPCKr} ,	_	10	ns	
	and fall time		2.4 V ≤ VCC < 2.7 V	t _{SPCKf}	_	15		
			1.8 V ≤ VCC ≤ 2.4 V		_	20		
	1		1.6 V ≤ VCC < 1.8 V		_	30		
		Input				0.1	µs/V	



Table 41.32SPI timing (2 of 3)

Para	Parameter			Symbol	Min	Мах	Unit ^{*1}	Test conditions	
SPI	Data input	Master	2.7 V ≤ VCC ≤ 5.5 V		t _{SU}	10	—	ns	Figure
	setup time		2.4 V ≤ VCC < 2.7 V	16 MHz < PCLKB ≤ 32 MHz		30	_		41.29 to Figure 41.34
				PCLKB ≤ 16 MHz		10	—		C = 30 pF
			1.8 V ≤ VCC < 2.4 V	16 MHz < PCLKB ≤ 32 MHz	-	55	_		
				8 MHz < PCLKB ≤ 16 MHz	-	30	_		
				PCLKB ≤ 8 MHz		10	—		
			1.6 V ≤ VCC < 1.8 V			10	_		
		Slave	2.4 V ≤ VCC ≤ 5.5 V			10	—		
			1.8 V ≤ VCC < 2.4 V			15	—		
			1.6 V ≤ VCC < 1.8 V			20	—		
	Data input hold time	Master (RSPCK	(is PCLKB/2)	PCLKB/2)		0	_	ns	
	Master (RSPCK is not PCLKB/2)		t _H	t _{Pcyc}	_				
		Slave				20	—		
SPI	SSL setup time	Master 1.8 V ≤ VCC ≤ 5.5 V			t _{LEAD}	-30 + N × t _{SPcyc} *2	_	ns	
			1.6 V ≤ VCC < 1.8 V	1.6 V ≤ VCC < 1.8 V		-50 + N × t _{SPcyc} *2	_		
		Slave	1			6 × t _{Pcyc}	_	ns	
	SSL hold time	Master			t _{LAG}	-30 + N × t _{SPcyc} *3	_	ns	
		Slave			-	6 × t _{Pcyc}	_	ns	
	Data output	Master	2.7 V ≤ VCC ≤ 5.5 V		t _{OD}	_	14	ns	
	delay time		2.4 V ≤ VCC < 2.7 V		-	_	20		
			1.8 V ≤ VCC < 2.4 V			—	25		
			1.6 V ≤ VCC < 1.8 V		1	—	30		
		Slave	2.7 V ≤ VCC ≤ 5.5 V			—	50		
			2.4 V ≤ VCC < 2.7 V			_	60		
			1.8 V ≤ VCC < 2.4 V			—	85	1	
			1.6 V ≤ VCC < 1.8 V		—	110			
	Data output	Master			t _{OH}	0	—	ns	
		Slave				0	—		
	Successive transmission	Master			t _{TD}	t _{SPcyc} + 2 × t _{Pcyc}	8 × t _{SPcyc} + ns 2 × t _{Pcyc}		
		Slave]	6 × t _{Pcyc}	_		



Table 41.32 SPI timing (3 of 3)

Para	meter			Symbol	Min	Мах	Unit ^{*1}	Test conditions
SPI	MOSI and	Output	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$	t _{Dr} , t _{Df}	—	10	ns	Figure
	and fall time		2.4 V ≤ VCC < 2.7 V		—	15		Figure
			1.8 V ≤ VCC < 2.4 V		_	20		41.34 C = 30 pF
			1.6 V ≤ VCC < 1.8 V	-	—	30]	
		Input		-	_	1	μs	
	SSL rise and	Output	2.7 V ≤ VCC ≤ 5.5 V	t _{SSLr} ,	_	10	ns	
	fall time		2.4 V ≤ VCC < 2.7 V	tsslf	_	15	-	_
			1.8 V ≤ VCC < 2.4 V	-	—	20		
			1.6 V ≤ VCC < 1.8 V		—	30		
		Input			_	1	μs	
	Slave access time		$100 \qquad 2.4 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$		_	2 × t _{Pcyc} + 100	ns	Figure 41.33 and
			1.8 V ≤ VCC < 2.4 V		_	2 × t _{Pcyc} + 140	-	41.34 C = 30 pF
			1.6 V ≤ VCC < 1.8 V		_	2 × t _{Pcyc} + 180		
	Slave output r time	elease	2.4 V ≤ VCC ≤ 5.5 V	t _{REL}	_	2 × t _{Pcyc} + 100	ns	
			1.8 V ≤ VCC < 2.4 V	1	_	2 × t _{Pcyc} + 140		
			1.6 V ≤ VCC < 1.8 V		_	2 × t _{Pcyc} + 180		

Note 1. t_{Pcyc}: PCLKB cycle.

Note 2. N is set as an integer from 1 to 8 by the SPCKD register.

Note 3. N is set as an integer from 1 to 8 by the SSLND register.







RA2L1 User's Manual







Figure 41.30 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to 1/2)



RA2L1 User's Manual







Figure 41.32 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to 1/2)



RA2L1 User's Manual











41.3.10 IIC Timing

Table 41.33 IIC timing

Conditions: VCC = AVCC0 = 2.7 to 5.5 V

Parameter		Symbol	Min ^{*1}	Мах	Unit	Test conditions
IIC (standard mode,	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 1300	-	ns	Figure 41.35
Sivibus)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	—	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	—	ns	
	SCL, SDA input rise time	t _{Sr}	—	1000	ns	
	SCL, SDA input fall time	t _{Sf}	—	300	ns	•
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time (when wakeup function is disabled)	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time (when wakeup function is enabled)	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	-	ns	
	START condition input hold time (when wakeup function is disabled)	t _{STAH}	t _{IICcyc} + 300	—	ns	
	START condition input hold time (when wakeup function is enabled)	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	_	ns	
	Repeated START condition input setup time	t _{STAS}	1000	—	ns	
	STOP condition input setup time	t _{stos}	1000	_	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	
	Data input hold time	t _{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C _b	—	400	pF	
IIC (Fast mode)	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 600	—	ns	Figure 41.35
	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	—	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	_	ns	
	SCL, SDA input rise time	t _{Sr}	—	300	ns	
	SCL, SDA input fall time	t _{Sf}	—	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time (When wakeup function is disabled)	t _{BUF}	3 (6) × t _{IICcyc} + 300	—	ns	
	SDA input bus free time (When wakeup function is enabled)	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	_	ns	
	START condition input hold time (When wakeup function is disabled)	t _{STAH}	t _{IICcyc} + 300	—	ns	
	START condition input hold time (When wakeup function is enabled)	t _{STAH}	$\begin{array}{c} 1 \ (5) \times t_{IICcyc} + t_{Pcyc} + \\ 300 \end{array}$	—	ns	
	Repeated START condition input setup time	t _{STAS}	300	-	ns	
	STOP condition input setup time	t _{STOS}	300	_	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	
	Data input hold time	t _{SDAH}	0	_	ns	
	SCL, SDA capacitive load	C _b		400	pF	



Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.





41.3.11 CLKOUT Timing

Table 41.34 CLKOUT timing

Parameter				Min	Max	Unit	Test conditions
CLKOUT	CLKOUT pin output cycle*1	2.7 V ≤ VCC ≤ 5.5 V	t _{Ccyc}	62.5	—	ns	Figure 41.36
		1.8 V ≤ VCC < 2.7 V		125	—		
		1.6 V ≤ VCC < 1.8 V		250	—		
	CLKOUT pin high pulse	2.7 V ≤ VCC ≤ 5.5 V	t _{CH}	15	—	ns	
	width ²	1.8 V ≤ VCC < 2.7 V		30	—	-	
		1.6 V ≤ VCC < 1.8 V		150	—		
	CLKOUT pin low pulse	2.7 V ≤ VCC ≤ 5.5 V	t _{CL}	15	—	ns	
	width ^{*2}	1.8 V ≤ VCC < 2.7 V		30	—		
		1.6 V ≤ VCC < 1.8 V		150	—]	
	CLKOUT pin output rise time	2.7 V ≤ VCC ≤ 5.5 V	t _{Cr}	—	12	ns	
		1.8 V ≤ VCC < 2.7 V		—	25]	
		1.6 V ≤ VCC < 1.8 V		—	50		
	CLKOUT pin output fall time	2.7 V ≤ VCC ≤ 5.5 V	t _{Cf}	—	12	ns	
		1.8 V ≤ VCC < 2.7 V		—	25		
		1.6 V ≤ VCC < 1.8 V]	—	50		

Note 1. When the EXTAL external clock input or an oscillator is used with division by 1 (the CKOCR.CKOSEL[2:0] bits are 011b and the CKOCR.CKODIV[2:0] bits are 000b) to output from CLKOUT, specifications in Table 41.34 should be satisfied with 45% to 55% of input duty cycle.

Note 2. When MOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 001b), set the clock output division ratio to be divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).









Figure 41.37 AVCC0 to VREFH0 voltage range

Table 41.35 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 4.5 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Мах	Unit	Test conditions
PCLKD (ADCLK) frequency		1	_	64	MHz	ADACSR.ADSAC = 0
				48	MHz	ADACSR.ADSAC = 1
Analog input capacitance ^{*2}	Cs	_	_	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	1.3 ^{*3}	kΩ	High-precision channel
		_	_	5.0 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	_	VREFH0	V	—
Resolution		_	_	12	Bit	—



Table 41.35 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 4.5 to $5.5 V^{*5}$, VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Мах	Unit	Test conditions
Conversion time ^{*1} (Operation at PCLKD = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.70 (0.211) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0D ADACSR.ADSAC = 0
		1.34 (0.852) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x36 ADACSR.ADSAC = 0
Conversion time ^{*1} (Operation at PCLKD = 48 MHz)	Permissible signal source impedance	0.67 (0.219) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
	Max. = 0.3 kΩ	1.29 (0.844) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1
Offset error		-	±1.0	±4.5	LSB	High-precision channel
				±6.0	LSB	Other than specified
Full-scale error		_	±1.0	±4.5	LSB	High-precision channel
				±6.0	LSB	Other than specified
Quantization error		_	±0.5	-	LSB	-
Absolute accuracy		_	±2.5	±5.0	LSB	High-precision channel
				±8.0	LSB	Other than specified
DNL differential nonlinearity	error	—	±1.0	—	LSB	_
INL integral nonlinearity erro	r	—	±1.5	±3.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 41.36 A/D conversion characteristics (2) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Тур	Мах	Unit	Test conditions	
PCLKD (ADCLK) frequency		1	—	48	MHz	—
Analog input capacitance ^{*2} Cs		—	_	9 ^{*3}	pF	High-precision channel
		_	_	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	_	1.9 ^{*3}	kΩ	High-precision channel
		—	_	6.0 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	_	VREFH0	V	—
Resolution		—	_	12	Bit	—



Table 41.36 A/D conversion characteristics (2) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to $5.5 V^{*5}$, VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Мах	Unit	Test conditions
Conversion time ^{*1} Permissible (Operation at PCLKD = 48 MHz) source impedance		0.67 (0.219) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
Max. = 0.3 kΩ	1.29 (0.844) ^{*4}	_	—	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1	
Offset error			±1.0	±5.5	LSB	High-precision channel
				±7.0	LSB	Other than specified
Full-scale error		_	±1.0	±5.5	LSB	High-precision channel
				±7.0	LSB	Other than specified
Quantization error		_	±0.5	—	LSB	—
Absolute accuracy		—	±2.5	±6.0	LSB	High-precision channel
				±9.0	LSB	Other than specified
DNL differential nonlinearity error		_	±1.0	—	LSB	_
INL integral nonlinearity erro	r	_	±1.5	±3.0	LSB	_

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 41.37 A/D conversion characteristics (3) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min		Мах	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	32	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	2.2 ^{*3}	kΩ	High-precision channel
		_	_	7.0 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 32 MHz)	Permissible signal source impedance	1.00 (0.328) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
Max. = 1.3 kΩ		1.94 (1.266) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1



Table 41.37 A/D conversion characteristics (3) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to $5.5 V^{*5}$, VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min		Мах	Unit	Test conditions
Offset error	—	±1.0	±5.5	LSB	High-precision channel
			±7.0	LSB	Other than specified
Full-scale error	—	±1.0	±5.5	LSB	High-precision channel
			±7.0	LSB	Other than specified
Quantization error	—	±0.5	—	LSB	—
Absolute accuracy	—	±2.50	±6.0	LSB	High-precision channel
			±9.0	LSB	Other than specified
DNL differential nonlinearity error	—	±1.0	—	LSB	—
INL integral nonlinearity error	_	±1.5	±3.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 41.38 A/D conversion characteristics (4) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Мах	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	24	MHz	—
Analog input capacitance ^{*2}	Cs	_	—	9 ^{*3}	pF	High-precision channel
		_	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	_	_	1.9 ^{*3}	kΩ	High-precision channel
		_	—	6 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	_
Resolution		—	—	12	Bit	-
Conversion time ^{*1} (Operation at PCLKD = 24 MHz)	Permissible signal source impedance Max. = 1.1 kΩ	1.58 (0.438) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		1.1 2.0 (0.854) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		—	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Full-scale error		_	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Quantization error		_	±0.5	_	LSB	—



Table 41.38 A/D conversion characteristics (4) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Тур	Мах	Unit	Test conditions
Absolute accuracy	—	±3.25	±7.0	LSB	High-precision channel
			±10.0	LSB	Other than specified
DNL differential nonlinearity error	_	±1.5	_	LSB	—
INL integral nonlinearity error	_	±1.75	±4.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 41.39 A/D conversion characteristics (5) in low-power A/D conversion mode

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 5.5 V^{*5} , VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	16	MHz	—
Analog input capacitance ^{*2}	Cs	—	_	9 ^{*3}	pF	High-precision channel
		_	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	_	_	2.2 ^{*3}	kΩ	High-precision channel
		—	_	7 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	_	VREFH0	V	—
Resolution		_	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 16 MHz)	Permissible signal source impedance Max. = 2.2 kΩ	2.38 (0.656) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		3.0 (1.281)*4	_	_	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		_	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Full-scale error		_	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Quantization error		_	±0.5	_	LSB	—
Absolute accuracy		_	±3.25	±7.0	LSB	High-precision channel
				±10.0	LSB	Other than specified
DNL differential nonlinearity	error	_	±1.5	_	LSB	_
INL integral nonlinearity erro	r	_	±1.75	±4.0	LSB	_

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.



- Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.
- Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.
- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.
 - Absolute accuracy/Offset error/Full-scale error:
 - For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.
 - INL integral non-linearity error:
 - For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 41.40 A/D conversion characteristics (6) in low-power A/D conversion mode

Conditions: VCC = AVCC0 = VREFH0 = 1.8 to 5.5 V*5 (AVCC0 = VCC when VCC < 2.0 V), VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	8	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		_	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	6 ^{*3}	kΩ	High-precision channel
		—	—	14 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	-
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 8 MHz)	Permissible signal source impedance	4.75 (1.313) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
	Max. = 5 κΩ	6.0 (2.563) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		_	±1.25	±7.5	LSB	High-precision channel
				±10.0	LSB	Other than specified
Full-scale error		—	±1.5	±7.5	LSB	High-precision channel
				±10.0	LSB	Other than specified
Quantization error		—	±0.5	—	LSB	—
Absolute accuracy		_	±3.75	±9.5	LSB	High-precision channel
				±13.5	LSB	Other than specified
DNL differential nonlinearity	error	_	±2.0	_	LSB	_
INL integral nonlinearity erro	r	_	±2.25	±4.5	LSB	_

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFHO < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.



Table 41.41 A/D conversion characteristics (7) in low-power A/D conversion mode

Conditions: VCC = AVCC0 = VREFH0 = 1.6 to 5.5 V^{*5} (AVCC0 = VCC when VCC < 2.0 V), VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Тур	Мах	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	4	MHz	—
Analog input capacitance ^{*2}	Cs	_	_	9 ^{*3}	pF	High-precision channel
		_	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	_	—	12 ^{*3}	kΩ	High-precision channel
		—	—	28 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	_	VREFH0	V	—
Resolution		_	_	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 4 MHz)	Permissible signal source impedance Max. = 9.9 kΩ	9.5 (2.625) ^{*4}	_	_	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
M ks		12.0 (5.125) ^{*4}	_	_	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		_	±1.25	±7.5	LSB	High-precision channel
				±10.0	LSB	Other than specified
Full-scale error		_	±1.5	±7.5	LSB	High-precision channel
				±10.0	LSB	Other than specified
Quantization error		_	±0.5	—	LSB	—
Absolute accuracy		_	±3.75	±9.5	LSB	High-precision channel
				±13.5	LSB	Other than specified
DNL differential nonlinearity	error	_	±2.0	_	LSB	_
INL integral nonlinearity erro	r	_	±2.25	±4.5	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 41.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFHO < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Figure 41.38 shows the equivalent circuit for analog input.





Note: Terminal leakage current is not shown in this figure.

Figure 41.38 Equivalent circuit for analog input

Table 41.42 12-bit A/D converter channel classification

Classification	Channel	Conditions	Remarks
High-precision channel	AN000 to AN014	AVCC0 = 1.6 to 5.5 V	Pins AN000 to AN014 cannot
Normal-precision channel	AN017 to AN020		transmission, when the A/D converter is in use.
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 1.8 to 5.5 V	—
Temperature sensor input channel	Temperature sensor output	AVCC0 = 1.8 to 5.5 V	—
Input channel from CTSU	CTSU TSCAP voltage	AVCC0 = 1.6 to 5.5 V	—

Table 41.43 A/D internal reference voltage characteristics

Conditions: VCC = AVCC0 = VREFH0 = 1.8 to 5.5 V^{*1}

Parameter	Min	Тур	Мах	Unit	Test conditions
Internal reference voltage input channel ^{*2}	1.42	1.48	1.54	V	—
PCLKD (ADCLK) frequency ^{*3}	1	_	2	MHz	
Sampling time ^{*4}	5.0	_	_	μs	_

Note 1. The internal reference voltage cannot be selected for input channels when AVCC0 < 1.8 V.

Note 2. The 12-bit A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the 12-bit A/D converter.

Note 3. When the internal reference voltage is selected as the high-potential reference voltage.

Note 4. When the internal reference voltage is converted.





Figure 41.39 Illustration of 12-bit A/D converter characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.



Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

41.5 DAC12 Characteristics

Table 41.44 12-bit D/A conversion characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V Reference voltage = AVCC0 or AVSS0 selected

Parameter	Min	Тур	Мах	Unit	Test conditions
Resolution	—	—	12	bit	—
Resistive load	30	_	_	kΩ	—
Capacitive load	—	—	50	pF	—
Output voltage range	0.35	—	AVCC0-0.47	V	—
DNL differential nonlinearity error	—	±0.5	±2.0	LSB	—
INL integral nonlinearity error	—	±2.0	±8.0	LSB	—
Offset error	—	—	±30	mV	—
Full-scale error	—	—	±30	mV	—
Output impedance	—	5	—	Ω	—
Conversion time	_	_	30	μs	—







Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal output voltage based on the ideal conversion characteristic when the measured offset and full-scale errors are zeroed, and the actual output voltage.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB voltage width based on the ideal D/A conversion characteristics and the width of the actual output voltage.

Offset error

Offset error is the difference between the highest actual output voltage that falls below the lower output limit and the ideal output voltage based on the input code.

Full-scale error

Full-scale error is the difference between the lowest actual output voltage that exceeds the upper output limit and the ideal output voltage based on the input code.

41.6 TSN Characteristics

Table 41.45TSN characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Relative accuracy	—	_	± 1.5	—	°C	2.4 V or above
		—	± 2.0	—	°C	Below 2.4 V
Temperature slope	_	_	-3.3	_	mV/°C	—
Output voltage (at 25°C)	_	—	1.05	_	V	VCC = 3.3 V
Temperature sensor start time	t _{START}	_	_	5	μs	_
Sampling time	_	5	_	_	μs	

41.7 OSC Stop Detect Characteristics

Table 41.46 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Detection time	t _{dr}	—	—	1	ms	Figure 41.41



Figure 41.41 Oscillation stop detection timing



41.8 POR and LVD Characteristics

Table 41.47	Power-on reset circuit and voltage detection circuit characteristics (1) (1 of 2)
-------------	---

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions	
Voltage detection	Power-on reset	When power supply rise	V _{POR}	1.47	1.51	1.55	V	Figure 41.42
	(POR)	When power supply fall	V _{PDR}	1.46	1.50	1.54		Figure 41.43
	Voltage detection	When power supply rise	V _{det0_0}	3.74	3.91	4.06	1.06 V	Figure 41.44 At falling edge VCC
	circuit (LVD0) ^{*2}	When power supply fall		3.68	3.85	4.00		
		When power supply rise	V _{det0_1}	2.73	2.9	3.01		
		When power supply fall		2.68	2.85	2.96		
		When power supply rise	V _{det0_2}	2.44	2.59	2.70		
		When power supply fall		2.38	2.53	2.64	-	
		When power supply rise	V _{det0_3}	1.83	1.95	2.07		
		When power supply fall		1.78	1.90	2.02		
		When power supply rise	V _{det0_4}	1.66	1.75	1.88		
		When power supply fall		1.60	1.69	1.82		
Voltage detection	Voltage detection	When power supply rise	V _{det1_0}	4.23	4.39	4.55		Figure 41.45 At falling edge VCC
level ^{*1} circuit (LVD ⁻	circuit (LVD1) ³	When power supply fall		4.13	4.29	4.45		
		When power supply rise	V _{det1_1}	4.07	4.25	4.39		
		When power supply fall		3.98	4.16	4.30		
		When power supply rise	V _{det1_2}	3.97	4.14	4.29		
		When power supply fall		3.86	4.03	4.18		
		When power supply rise	V _{det1_3}	3.74	3.92	4.06		
		When power supply fall		3.68	3.86	4.00		
		When power supply rise	V _{det1_4}	3.05	3.17	3.29		
		When power supply fall		2.98	3.10	3.22		
		When power supply rise	V _{det1_5}	2.95	3.06	3.17		
	When power supply fall		2.89	3.00	3.11			
		When power supply rise	V _{det1_6}	2.86	2.97	3.08	-	
		When power supply fall		2.79	2.90	3.01		
		When power supply rise	V _{det1_7}	2.74	2.85	2.96		
		When power supply fall		2.68	2.79	2.90		



Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions	
Voltage detection	Voltage detection	When power supply rise	V _{det1_8}	2.63	2.75	2.85	V	Figure 41.45
level ^{~1} circuit (LVD1) ^{~3}	circuit (LVD1) ^{*3}	When power supply fall	7	2.58	2.68	2.78	1	At falling edge
		When power supply rise	V _{det1_9}	2.54	2.64	2.75	1	
		When power supply fall	1	2.48	2.58	2.68	1	
		When power supply rise	V _{det1_A}	2.43	2.53	2.63	1	
		When power supply fall	7	2.38	2.48	2.58	1	
		When power supply rise	V _{det1_B}	2.16	2.26	2.36	1	
		When power supply fall	7	2.10	2.20	2.30	1	
		When power supply rise	V _{det1_C}	1.88	2	2.09	1	
		When power supply fall	7	1.84	1.96	2.05	-	
		When power supply rise	V _{det1_D}	1.78	1.9	1.99		
		When power supply fall		1.74	1.86	1.95	1	
		When power supply rise	V _{det1_E}	1.67	1.79	1.88	1	
		When power supply fall	7	1.63	1.75	1.84	-	
		When power supply rise	V _{det1_F}	1.65	1.7	1.78		
		When power supply fall	7	1.60	1.65	1.73	1	
Voltage detection Voltage detection When power supply		When power supply rise	V _{det2_0}	4.20	4.40	4.57	V	Figure 41.46
level	circuit (LVD2) ^{~4}	When power supply fall	1	4.11	4.31	4.48	1	At falling edge VCC
		When power supply rise	V _{det2_1}	4.05	4.25	4.42	1	
		When power supply fall	7	3.97	4.17	4.34	1	
		When power supply rise	V _{det2_2}	3.91	4.11	4.28	1	
		When power supply fall	┦	3.83	4.03	4.20	-	
		When power supply rise	V _{det2_3}	3.71	3.91	4.08		
		When power supply fall	-	3.64	3.84	4.01		

Table 41.47 Power-on reset circuit and voltage detection circuit characteristics (1) (2 of 2)

Note 1. These characteristics apply when noise is not superimposed on the power supply. When a setting causes this voltage detection level to overlap with that of the voltage detection circuit, it cannot be specified whether LVD1 or LVD2 is used for voltage detection. Note 2. # in the symbol $V_{det0_{\pm}}$ denotes the value of the OFS1.VDSEL0[2:0] bits.

Note 3. # in the symbol V_{det1} denotes the value of the LVDLVLR.LVD1LVL[4:0] bits.

Note 4. # in the symbol $V_{det2_{\#}}$ denotes the value of the LVDLVLR.LVD2LVL[2:0] bits.

Table 41.48	Power-on reset circuit and voltage detection circuit characteristics (2) (1 of 2)
-------------	---

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Wait time after power-on reset cancellation	LVD0: enable	t _{POR}	-	4.3	—	ms	—
	LVD0: disable	t _{POR}	—	3.7	_	ms	_
Wait time after voltage	LVD0: enable ^{*1}	t _{LVD0,1,2}	—	1.4	—	ms	_
cancellation	LVD0: disable ^{*2}	t _{LVD1,2}	_	0.7	—	ms	_
Power-on reset response delay time ^{*3}		t _{det}	—	—	500	μs	Figure 41.42, Figure 41.43
LVD0 response delay time ^{*3}		t _{det}	-	—	500	μs	Figure 41.44
LVD1 response delay time ^{*3}		t _{det}	—	—	350	μs	Figure 41.45
LVD2 response delay time ^{*3}		t _{det}	—	—	600	μs	Figure 41.46
Minimum VCC down time		t _{VOFF}	500	—	—	μs	Figure 41.42, VCC = 1.0 V or above
Power-on reset enable time		t _{W (POR)}	1	_	_	ms	Figure 41.43, VCC = below 1.0 V



Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
LVD1 operation stabilization time (after LVD1 is enabled)	T _{d (E-A)}	—	—	300	μs	Figure 41.45
LVD2 operation stabilization time (after LVD2 is enabled)	T _{d (E-A)}	—	—	1200	μs	Figure 41.46
Hysteresis width (POR)	V _{PORH}	_	10	_	mV	_
Hysteresis width (LVD0, LVD1 and LVD2)	V _{LVH}	_	60	_	mV	LVD0 selected
		—	110	—		V_{det1_0} to V_{det1_2} selected
		_	70			V_{det1_3} to V_{det1_9} selected
		—	60	_		V_{det1_A} to V_{det1_B} selected
		—	50	_		V_{det1_C} to V_{det1_F} selected
		_	90	_		LVD2 selected

Table 41.48	Power-on reset circuit and voltage detection circuit characteristics (2) (2 of 2)
-------------	---

Note 1. When OFS1.LVDAS = 0. Note 2. When OFS1.LVDAS = 1.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR, Vdet0, V_{det1}, and V_{det2} for the POR/LVD.









Figure 41.43 Power-on reset timing



Figure 41.44 Voltage detection circuit timing (V_{det0})




Figure 41.45 Voltage detection circuit timing (V_{det1})





Figure 41.46 Voltage detection circuit timing (V_{det2})

41.9 CTSU Characteristics

Table 41.49 CTSU characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
External capacitance connected to TSCAP pin	C _{tscap}	9	10	11	nF	_

41.10 Comparator Characteristics

Table 41.50 ACMPLP characteristics (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V, VSS = AVSS0 = 0 V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
Reference voltage range		V _{REF}	0	—	VCC-1.4	V	—
Input voltage range		VI	0	_	VCC	V	_
Internal reference volt	age ^{*1}	_	1.34	1.44	1.54	V	—
Output delay time	High-speed mode	T _d	_	_	1.2	μs	VCC = 3.0 V
	Low-speed mode		—	—	9	μs	
	Window mode		_	_	2	μs	
Offset voltage	High-speed mode	—	—	—	50	mV	—
	Low-speed mode	—	—	—	40	mV	—
	Window mode	—	—	—	60	mV	—



Table 41.50ACMPLP characteristics (2 of 2)

Conditions: VCC = AVC	Inditions: VCC = AVCC0 = 1.6 to 5.5 V, VSS = AVSS0 = 0 V										
Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions				
Internal reference voltage for window mode		V _{RFH}	—	0.76 × VCC	—	V	—				
		V _{RFL}	—	0.24 × VCC	—	V	—				
Operation	High-speed mode	T _{cmp}	100	—	—	μs	—				
stabilization wait	Low-speed mode		200	—	—						

Note 1. The internal reference voltage can be selected as ACMPLP reference voltage only when 2.94 V ≤ VCC ≤ 5.50 V.



Figure 41.47 Output delay time

41.11 Flash Memory Characteristics

41.11.1 Code Flash Memory Characteristics

Table 41.51Code flash characteristics (1)

Parameter		Symbol	Min	Тур	Мах	Unit	Conditions
Reprogrammine	g/erasure cycle ^{*1}	N _{PEC}	1000	_	_	Times	_
Data hold time	After 1000 times N _{PEC}	t _{DRP}	20 ^{*2 *3}	_	—	Year	T _a = +85°C T _a = +105°C

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 1,000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled (overwriting is prohibited).

Note 2. Characteristic when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. This result is target spec, may changed after reliability testing.

Table 41.52Code flash characteristics (2) (1 of 2)

High-speed operating mode

Conditions: VCC = AVCC	0 = 1.8 to 5.5 V								
			ICLK = 1 MHz			I			
Parameter		Symbol Min Typ M		Мах	Min	Тур	Мах	Unit	
Programming time	4-byte	t _{P4}	—	86	732	—	34	321	μs
Erasure time	2-КВ	t _{E2K}	_	12.5	355	_	5.6	215	ms
Blank check time	4-byte	t _{BC4}	_	_	46.5	_	_	8.3	μs
	2-KB	t _{BC2K}	_	—	3681	—	_	240	μs
Erase suspended time		t _{SED}	_	—	22.3	—	_	10.5	μs



Table 41.52Code flash characteristics (2) (2 of 2)

High-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

		ICLK = 1 MHz			10			
Parameter	Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Access window information program Start-up area selection and security setting time	t _{AWSSAS}	_	21.2	570	_	11.4	423	ms
OCD/serial programmer ID setting time ^{*1}	t _{OSIS}	_	84.7	2280	_	45.3	1690	ms
Flash memory mode transition wait time 1	t _{DIS}	2	_	_	2	—	—	μs
Flash memory mode transition wait time 2	t _{MS}	15	_	_	15			μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Table 41.53Code flash characteristics (3)

Middle-speed operating mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

			I	CLK = 1 MH	z	IC	CLK = 8 MHz	*2	
Parameter		Symbol	Min	Тур	Max	Min	Тур	Мах	Unit
Programming time	4-byte	t _{P4}	—	86	732	—	39	356	μs
Erasure time	2-КВ	t _{E2K}	_	12.5	355	_	6.2	227	ms
Blank check time	4-byte	t _{BC4}	_	_	46.5	_	_	11.3	μs
	2-KB	t _{BC2K}	_	_	3681	_	_	534	μs
Erase suspended time	ase suspended time		—	—	22.3	—	—	11.7	μs
Access window informat Start-up area selection a setting time	ion program ind security	t _{AWSSAS}	_	21.2	570	_	12.2	435	ms
OCD/serial programmer time ^{*1}	ID setting	t _{OSIS}	—	84.7	2280	—	48.7	1740	ms
Flash memory mode transition wait time 1		t _{DIS}	2	—	—	2	—	—	μs
Flash memory mode tran time 2	nsition wait	t _{MS}	15	_	_	15	_	_	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software. Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the

frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Note 2. When $1.8 V \le VCC = AVCC0 \le 5.5 V$

Table 41.54Code flash characteristics (4) (1 of 2)

Low-speed operating mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

			ICLK = 1 MHz			I			
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Programming time	4-byte	t _{P4}	—	86	732	—	57	502	μs
Erasure time	2-KB	t _{E2K}	—	12.5	355	—	8.8	280	ms



Table 41.54Code flash characteristics (4) (2 of 2)

Low-speed operating mode Conditions: VCC = AVCC0 = 1.6 to 5.5 V

			1	CLK = 1 MH	z		CLK = 2 MH	z	
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Blank check time	4-byte	t _{BC4}	—	—	46.5	_	—	23.3	μs
	2-KB	t _{BC2K}	_	_	3681	_	_	1841	μs
Erase suspended time	•	t _{SED}	_	_	22.3	_	_	16.2	μs
Access window information program Start-up area selection and security setting time		t _{AWSSAS}	_	21.2	570	_	15.9	491	ms
OCD/serial programmer time ^{*1}	ID setting	t _{OSIS}	_	84.7	2280	_	63.5	1964	ms
Flash memory mode transition wait time 1		t _{DIS}	2	_	_	2	_	—	μs
Flash memory mode tran time 2	nsition wait	t _{MS}	15	—	_	15	—	—	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

41.11.2 Data Flash Memory Characteristics

Table 41.55 Data flash characteristics (1)

Parameter	Symbol	Min	Тур	Мах	Unit	Conditions	
Reprogramming/e	N _{DPEC}	100000	1000000	—	Times	_	
Data hold time	a hold time After 10000 times of N _{DPEC}		20*2 *3	_	_	Year	Ta = +85°C
After 100000 times of N _{DPEC}			5 ^{*2 *3}	_	_	Year	1a - +105 C
	After 1000000 times of N _{DPEC}		—	1 ^{*2 *3}	_	Year	Ta = +25°C

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times (n = 100,000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,024 times for different addresses in 1-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled. (overwriting is prohibited.)

Note 2. Characteristics when using the flash memory programmer and the self-programming library provided by Renesas Electronics. Note 3. These results are target spec, may changed after reliability testing.

Table 41.56 Data flash characteristics (2)

High-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

			ICLK = 4 MHz			IC			
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Programming time	1-byte	t _{DP1}	_	45	404	—	34	321	μs
Erasure time	1-KB	t _{DE1K}	—	8.8	280	—	6.1	224	ms
Blank check time	1-byte	t _{DBC1}	—	—	15.2	—	—	8.3	μs
	1-KB	t _{DBC1K}	_	_	1832	_	_	466	μs
Suspended time during erasing t _{DSEE}		t _{DSED}	—	—	13.2	—	—	10.5	μs
Data flash STOP recove	ery time	t _{DSTOP}	250	—	_	250	—	—	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software. Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the

frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.



Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Table 41.57Data flash characteristics (3)

Middle-speed operating mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

			ICLK = 4 MHz		IC				
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Мах	Unit
Programming time	1-byte	t _{DP1}	—	45	404	—	39	356	μs
Erasure time	1-KB	t _{DE1K}	_	8.8	280	_	7.3	248	ms
Blank check time	1-byte	t _{DBC1}	—	—	15.2	—	—	11.3	μs
	1-KB	t _{DBC1K}	—	—	1.84	—	—	1.06	ms
Suspended time during	erasing	t _{DSED}	—	—	13.2	—	- — 11.7		μs
Data flash STOP recove	ery time	t _{DSTOP}	250	—	—	250	—		

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software. Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 M

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. When 1.8 V \leq VCC = AVCC0 \leq 5.5 V

Table 41.58 Data flash characteristics (4)

Low-speed operating mode Conditions: VCC = AVCC0 = 1.6 to 5.5 V

			ICLK = 1 MHz			ICLK = 2 MHz			
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Max	Unit
Programming time	1-byte	t _{DP1}	—	86	732	—	57	502	μs
Erasure time	1-KB	t _{DE1K}	_	19.7	504	—	12.4	354	ms
Blank check time	1-byte	t _{DBC1}	_	—	46.5	—	_	23.3	μs
	1-KB	t _{DBC1K}	—	—	7.3	—	—	3.66	ms
Suspended time during	erasing	t _{DSED}	_	_	22.3	_	_	16.2	μs
Data flash STOP recove	ry time	t _{DSTOP}	250	_	_	250	_	_	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 2 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

41.11.3 Serial Wire Debug (SWD)

Table 41.59 SWD characteristics (1)

Conditions: VCC = AVCC0 = 2.4 to 5.5 V

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions
SWCLK clock cycle time	t _{SWCKcyc}	80	_	—	ns	Figure 41.48
SWCLK clock high pulse width	tswcкн	35	—	_	ns	
SWCLK clock low pulse width	t _{SWCKL}	35	—	_	ns	
SWCLK clock rise time	t _{SWCKr}	—	—	5	ns	
SWCLK clock fall time	t _{SWCKf}	—	_	5	ns	
SWDIO setup time	t _{SWDS}	16	—	—	ns	Figure 41.49
SWDIO hold time	t _{SWDH}	16	—	—	ns	
SWDIO data delay time	t _{SWDD}	2	-	70	ns	



Table 41.60 SWD characteristics (2)

Parameter Symbol Min Typ Max Unit Test conditions							
T di di licitori	Cymbol		176	max	onic		
SWCLK clock cycle time	t _{SWCKcyc}	250	-	-	ns	Figure 41.48	
SWCLK clock high pulse width	t _{SWCKH}	120	_	_	ns		
SWCLK clock low pulse width	tSWCKL	120	_	_	ns		
SWCLK clock rise time	t _{SWCKr}	_	_	5	ns		
SWCLK clock fall time	t _{SWCKf}	_	_	5	ns		
SWDIO setup time	t _{SWDS}	50	_	_	ns	Figure 41.49	
SWDIO hold time	t _{SWDH}	50	_	_	ns		
SWDIO data delay time	t _{SWDD}	2	_	170	ns		



Figure 41.48 SWD SWCLK timing





41.12 DCDC Characteristics

Table 41.61 DCDC characteristics

Conditions: VCC = AVCC0 = VCC_DCDC = 2.4 to 5.5 V

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions
DCDC output Voltage	—	1.42	1.50	1.58	V	—
Power switching stabilization time	—	—	—	22	μs	Switch from LDO power to DCDC power
	_	_	_	60	μs	Switch from DCDC power to LDO power
		_	—	60	μs	Switch from DCDC power to LDO power in the LC boost mode



Appendix 1. Port States in each Processing Mode

 Table 1.1
 Port states in each processing mode (1 of 4)

Port name	Reset	Software Standby Mode
P000/AN000/TS21/IRQ6	Hi-Z	Keep-O ^{*1}
P001/AN001/TS22/IRQ7	Hi-Z	Keep-O ^{*1}
P002/AN002/TS23/IRQ2	Hi-Z	Keep-O ^{*1}
P003/AN003/TS24	Hi-Z	Кеер-О
P004/AN004/TS25/IRQ3	Hi-Z	Keep-O ^{*1}
P005/AN011	Hi-Z	Keep-O
P006/AN012	Hi-Z	Кеер-О
P007/AN013	Hi-Z	Кеер-О
P008/AN014	Hi-Z	Keep-O
P010/AN005/TS30-CFC	Hi-Z	Кеер-О
P011/AN006/TS31-CFC	Hi-Z	Кеер-О
P012/AN007/TS32-CFC	Hi-Z	Кеер-О
P013/AN008/TS33-CFC	Hi-Z	Кеер-О
P014/AN009/DA0	Hi-Z	[DA0 output (DACE0 = 1)] DA0 output retained [Other than the above (DACE0 = 0)] Keep
P015/AN010/TS28-CFC/IRQ7_A	Hi-Z	Keep-O ^{*1}
P100/CMPIN0/TS26-CFC/AGTIO0_A/GTETRGA_A/GTIOC5B_A/RXD0_A/ MISO0_A/SCL0_A/SCK1_A/SCL1_B/MISOA_A/KRM00/IRQ2_A	Hi-Z	[AGTIO0_A output selected] AGTIO0_A output ^{*2} [Other than the above] Keep-O ^{*1}
P101/CMPREF0/TS16-CFC/AGTEE0/GTETRGB_A/GTIOC5A_A/TXD0_A/ MOSI0_A/SDA0_A/CTS1_RTS1_A/SDA1_B/MOSIA_A/KRM01/IRQ1_A	Hi-Z	Keep-O ^{*1}
P102/CMPIN1/ADTRG0_A/TS15-CFC/AGTO0/GTOWLO_A/GTIOC2B_A/ CRX0_C /SCK0_A/TXD2_D/MOSI2_D/SDA2_D/RSPCKA_A/KRM02	Hi-Z	[AGTO0 selected] AGTO0 output ^{*2} [Other than the above] Keep-O ^{*1}
P103/CMPREF1/TS14-CFC/GTOWUP_A/GTIOC2A_A/CTX0_C/ CTS0_RTS0_A/SSLA0_A/KRM03	Hi-Z	Keep-O ^{*1}
P104/TS13-CFC/GTETRGB_B/GTIOC1B_C/RXD0_C/MISO0_C/SCL0_C/ SSLA1_A/KRM04/IRQ1_B	Hi-Z	Keep-O ^{*1}
P105/TS34-CFC/GTETRGA_C/GTIOC1A_C/SSLA2_A/KRM05/IRQ0_B	Hi-Z	Keep-O ^{*1}
P106/GTIOC8B_A/SSLA3_A/KRM06	Hi-Z	Keep-O ^{*1}
P107/GTIOC8A_A/KRM07	Hi-Z	Keep-O ^{*1}
P108/SWDIO/GTOULO_C/GTIOC0B_A/CTS9_RTS9_B/SSLB0_B	Pull-up	Кеер-О
P109/TS10-CFC/GTOVUP_A/GTIOC1A_A/CTX0_A//SCK1_E/TXD9_B/ MOSI9_B/SDA9_B/MOSIB_B/CLKOUT_B	Hi-Z	[CLKOUT selected] CLKOUT output [Other than the above] Keep-O
P110/TS11-CFC/GTOVLO_A/GTIOC1B_A/CRX0_A/CTS2_RTS2_B/RXD9_B/ MISO9_B/SCL9_B/MISOB_B/IRQ3_A/VCOUT	Hi-Z	[ACMPLP selected] VCOUT output [Other than the above] Keep-O ^{*1}



Table 1.1	Port states	in each	processing	mode	(2 of 4))

Port name	Reset	Software Standby Mode
P111/TS12-CFC/AGTOA0/GTIOC3A_A/SCK2_B/SCK9_B/RSPCKB_B/ IRQ4_A	Hi-Z	[AGTOA0 selected] AGTOA0 output ^{*2} [Other than the above] Keep-O ^{*1}
P112/TSCAP_C/AGTOB0/GTIOC3B_A/TXD2_B/MOSI2_B/SDA2_B/SCK1_D/ SSLB0_C	Hi-Z	[AGTOB0 selected] AGTOB0 output ^{*2} [Other than the above] Keep-O
P113/TS27-CFC/GTIOC2A_C	Hi-Z	Кеер-О
P114/TS29-CFC/GTIOC2B_C	Hi-Z	Кеер-О
P115/TS35-CFC/GTIOC4A_C	Hi-Z	Кеер-О
P200/NMI	Hi-Z	Hi-Z
P201/MD	Pull-up	Кеер-О
P202/SCK2_A/RXD9_A/MISO9_A/SCL9_A/MISOB_A	Hi-Z	Кеер-О
P203/CTS2_RTS2_A/TXD9_A/MOSI9_A/SDA9_A/MOSIB_A	Hi-Z	Кеер-О
P204/CACREF_A/TS0/AGTIO1_A/GTIW_A/GTIOC4B_B/SCK0_D/SCK9_A/ SCL0_B/RSPCKB_A	Hi-Z	[AGTIO1_A output selected] AGTIO1_A output ^{*2} [Other than the above] Keep-O ^{*1}
P205/AGTO1/GTIV_A/GTIOC4A_B/TXD0_D/MOSI0_D/SDA0_D/ CTS9_RTS9_A/ SCL1_A/SSLB0_A/IRQ1/CLKOUT_A	Hi-Z	[AGTO1 selected] AGTO1 output ^{*2} [CLKOUT selected] CLKOUT output [Other than the above] Keep-O ^{*1}
P206/GTIU_A/RXD0_D/MISO0_D/SCL0_D/SDA1_A/SSLB1_A/IRQ0	Hi-Z	Keep-O ^{*1}
P207	Hi-Z	Keep-O
P208/AGTOB0_A	Hi-Z	[AGTOB0_A selected] AGTOB0_A output ^{*2} [Other than the above] Keep-O
P212/EXTAL /AGTEE1/GTETRGB_D/GTIOC0B_D/RXD1_A/MISO1_A/ SCL1_A/IRQ3_B	Hi-Z	Keep-O ^{*1}
P213/XTAL /GTETRGA_D/GTIOC0A_D/TXD1_A/MOSI1_A/SDA1_A/IRQ2_B	Hi-Z	Keep-O ^{*1}
P214/XCOUT, P215/XCIN	Hi-Z	[Sub-clock Oscillator selected] Sub-clock Oscillator is operating [Other than the above] Hi-Z
P300/SWCLK/GTOUUP_C/GTIOC0A_A/SSLB1_B	Pull-up	Keep-O
P301/TS9-CFC/AGTIO0_D/GTOULO_A/GTIOC4B_A/RXD2_A/MISO2_A/ SCL2_A/CTS9_RTS9_D/SSLB2_B/IRQ6_A	Hi-Z	[AGTIO0_D output selected] AGTIO0_D output ^{*2} [Other than the above] Keep-O ^{*1}
P302/TS8-CFC/GTOUUP_A/GTIOC4A_A/TXD2_A/MOSI2_A/SDA2_A/ SSLB3_B/IRQ5_A	Hi-Z	Keep-O ^{*1}
P303/TS2-CFC/GTIOC7B_A	Hi-Z	Кеер-О
P304/GTIOC7A_A	Hi-Z	Кеер-О
P305, P306, P307	Hi-Z	Кеер-О



	Table 1.1	Port states in each processing mode (3 of 4
--	-----------	---

Port name	Reset	Software Standby Mode
P400/CACREF_C/AGTIO1_C/GTIOC6A_A/SCK0_B/SCK1_B/SCL0_A/ IRQ0_A	Hi-Z	[AGTIO1_C output selected] AGTIO1_C output ^{*2} [Other than the above] Keep-O ^{*1}
P401/GTETRGA_B/GTIOC6B_A/CTX0_B/CTS0_RTS0_B/TXD1_B/MOSI1_B/ SDA1_B/SDA0_A/IRQ5	Hi-Z	Keep-O ^{*1}
P402/TS18/AGTIO0_E/AGTIO1_D/CRX0_B/RXD1_B/MISO1_B/SCL1_B/ IRQ4	Hi-Z	[AGTIO0_E, AGTIO1_D output selected] AGTIO0_E, AGTIO1_D output ^{*2} [Other than the above] Keep-O ^{*1}
P403/TS17/AGTIO0_F/AGTIO1_E/GTIOC3A_B/CTS1_RTS1_B	Hi-Z	[AGTIO0_F, AGTIO1_E output selected] AGTIO0_F, AGTIO1_E output ^{*2} [Other than the above] Keep-O ^{*1}
P404/GTIOC3B_B, P405/GTIOC1A_B, P406/GTIOC1B_B	Hi-Z	Кеер-О
P407/ADTRG0_B/AGTIO0_C/RTCOUT/CTS0_RTS0_D/SDA0_B/SSLB3_A	Hi-Z	[AGTIO0_C output selected] AGTIO0_C output ^{*2} [RTCOUT selected] RTCOUT output [Other than the above] Keep-O ^{*1}
P408/TS4/GTOWLO_B/GTIOC5B_B/CTS1_RTS1_D/RXD3_A/MISO3_A/ SCL3_A/SCL0_C/IRQ7_B	Hi-Z	Keep-O ^{*1}
P409/TS5/GTOWUP_B/GTIOC5A_B/TXD3_A/MOSI3_A/SDA3_A/IRQ6_B	Hi-Z	Keep-O ^{*1}
P410/TS6/AGTOB1/GTOVLO_B/GTIOC9B_A/RXD0_B/MISO0_B/SCL0_B/ SCK3_A/MISOA_B/IRQ5_B	Hi-Z	[AGTOB1 selected] AGTOB1 output ^{*2} [Other than the above] Keep-O ^{*1}
P411/TS7/AGTOA1/GTOVUP_B/GTIOC9A_A/TXD0_B/MOSI0_B/SDA0_B/ CTS3_RTS3_A/MOSIA_B/IRQ4_B	Hi-Z	[AGTOA1 selected] AGTOA1 output ^{*2} [Other than the above] Keep-O ^{*1}
P412/GTOULO_B/SCK0_E/RSPCKA_B	Hi-Z	Кеер-О
P413/GTOUUP_B/CTS0_RTS0_E/SSLA0_B	Hi-Z	Кеер-О
P414/GTIOC0B_C/SSLA1_B	Hi-Z	Кеер-О
P415/GTIOC0A_C/SSLA2_B	Hi-Z	Кеер-О
P500/GTIU_B/GTIOC2A_B	Hi-Z	Кеер-О
P501/AN017/GTIV_B/GTIOC2B_B/TXD1_C/MOSI1_C/SDA1_C	Hi-Z	Кеер-О
P502/AN018/GTIW_B/GTIOC3B_C/RXD1_C/MISO1_C/SCL1_C	Hi-Z	Кеер-О
P503/AN019/GTETRGA_E/SCK1_C	Hi-Z	Кеер-О
P504/AN020/GTETRGB_E/CTS1_RTS1_C	Hi-Z	Кеер-О
P505	Hi-Z	Кеер-О
P600/GTIOC6B_C/SCK9_C	Hi-Z	Кеер-О
P601/GTIOC6A_C/RXD9_C/MISO9_C/SCL9_C	Hi-Z	Кеер-О
P602/GTIOC7B_B/TXD9_C/MOSI9_C/SDA9_C	Hi-Z	Кеер-О
P603/GTIOC7A_B/CTS9_RTS9_C	Hi-Z	Keep-O
P608/GTIOC4B_C	Hi-Z	Кеер-О



Table 1.1 Port states in each processing mode (4 of 4)

Port name	Reset	Software Standby Mode
P609/GTIOC5A_C	Hi-Z	Кеер-О
P610/GTIOC5B_C	Hi-Z	Кеер-О
P708/RXD1_D/MISO1_D/SCL1_D/SSLA3_B	Hi-Z	Кеер-О
P714	Hi-Z	Кеер-О
P808, P809	Hi-Z	Кеер-О

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins become high-impedance. Note 1. Input is enabled if the pin is specified as the Software Standby canceling source while it is used as an external interrupt pin.

Note 2. AGTIO output is enabled while LOCO or SOSC is selected as a count source.



Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.

































Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table 3.1 shows the name, description, and the base address of each peripheral.

Name	Description	Base address
MPU	Memory Protection Unit	0x4000_0000
SRAM	SRAM Control	0x4000_2000
BUS	BUS Control	0x4000_3000
DTC	Data Transfer Controller	0x4000_5400
ICU	Interrupt Controller	0x4000_6000
DBG	Debug Function	0x4001_B000
SYSC	System Control	0x4001_E000
PORT0	Port 0 Control Registers	0x4004_0000
PORT1	Port 1 Control Registers	0x4004_0020
PORT2	Port 2 Control Registers	0x4004_0040
PORT3	Port 3 Control Registers	0x4004_0060
PORT4	Port 4 Control Registers	0x4004_0080
PORT5	Port 5 Control Registers	0x4004_00A0
PORT6	Port 6 Control Registers	0x4004_00C0
PORT7	Port 7 Control Registers	0x4004_00E0
PORT8	Port 8 Control Registers	0x4004_0100
PFS	Pmn Pin Function Control Register	0x4004_0800
ELC	Event Link Controller	0x4004_1000
POEG	Port Output Enable Module for GPT	0x4004_2000
RTC	Realtime Clock	0x4004_4000
WDT	Watchdog Timer	0x4004_4200
IWDT	Independent Watchdog Timer	0x4004_4400
CAC	Clock Frequency Accuracy Measurement Circuit	0x4004_4600
MSTP	Module Stop Control B, C, D	0x4004_7000
CAN0	CAN0 Module	0x4005_0000
IICO	Inter-Integrated Circuit 0	0x4005_3000
IICOWU	Inter-Integrated Circuit 0 Wakeup Unit	0x4005_3014
IIC1	Inter-Integrated Circuit 1	0x4005_3100
DOC	Data Operation Circuit	0x4005_4100
ADC12	12-bit A/D Converter	0x4005_C000
DAC12	12-bit D/A Converter	0x4005_E000
SCI0	Serial Communication Interface 0	0x4007_0000
SCI1	Serial Communication Interface 1	0x4007_0020
SCI2	Serial Communication Interface 2	0x4007_0040
SCI3	Serial Communication Interface 3	0x4007_0060

Table 3.1Peripheral base address (1 of 2)



Name	Description	Base address
SCI9	Serial Communication Interface 9	0x4007_0120
SPI0	Serial Peripheral Interface 0	0x4007_2000
SPI1	Serial Peripheral Interface 1	0x4007_2100
CRC	CRC Calculator	0x4007_4000
GPT320	General PWM Timer 0 (32-bit)	0x4007_8000
GPT321	General PWM Timer 1 (32-bit)	0x4007_8100
GPT322	General PWM Timer 2 (32-bit)	0x4007_8200
GPT323	General PWM Timer 3 (32-bit)	0x4007_8300
GPT164	General PWM Timer 4 (16-bit)	0x4007_8400
GPT165	General PWM Timer 5 (16-bit)	0x4007_8500
GPT166	General PWM Timer 6 (16-bit)	0x4007_8600
GPT167	General PWM Timer 7 (16-bit)	0x4007_8700
GPT168	General PWM Timer 8 (16-bit)	0x4007_8800
GPT169	General PWM Timer 9 (16-bit)	0x4007_8900
GPT_OPS	Output Phase Switching Controller	0x4007_8FF0
KINT	Key Interrupt Function	0x4008_0000
CTSU	Capacitive Sensing Unit	0x4008_2000
AGT0	Low Power Asynchronous General Purpose Timer 0	0x4008_4000
AGT1	Low Power Asynchronous General Purpose Timer 1	0x4008_4100
ACMPLP	Low-Power Analog Comparator	0x4008_5E00
FLCN	Flash I/O Registers	0x407E_C000

Table 3.1	Peripheral	base address	(2 of 2	2)
-----------	------------	--------------	---------	----

Note: Name = Peripheral name Description = Peripheral functionality

Base address = Lowest reserved address or address used by the peripheral

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

The following information applies to Table 3.2:

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.
- Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

Table 3.2 shows the register access cycles for non-GPT modules.



Table 3.2	Access cyc	cles for non-G	PT modules
-----------	------------	----------------	------------

		Numbe	r of acce	ss cycles	;				
	Address		ICLK =	PCLK	ICLK >	PCLK ^{*1}	Cycle		
Peripherals	From	То	Read	Write	Read	Write	unit	Related function	
MPU, SRAM, BUS, DTC, ICU, DBG	0x4000_2000	0x4001_BFFF			3		ICLK	Memory Protection Unit, SRAM, Buses, Data Transfer Controller, Interrupt Controller, CPU, Flash Memory	
SYSC	0x4001_E000	0x4001_E6FF			4		ICLK	Low Power Modes, Resets, Low Voltage Detection, Clock Generation Circuit, Register Write Protection	
PORTn, PFS, ELC, POEG, RTC, WDT, IWDT, CAC, MSTP	0x4004_0000	0x4004_7FFF		3 2 to 3		3 2 to 3		PCLKB	I/O Ports, Event Link Controller, Port Output Enable for GPT, Realtime Clock, Watchdog Timer, Independent Watchdog Timer, Clock Frequency Accuracy Measurement Circuit, Module Stop Control
CAN0,IICn (n = 0, 1),IIC0WU, DOC, ADC12, DAC12	0x4005_0000	0x4005_EFFF		3	2	to 3	PCLKB	Controller Area Network Module, I ² C Bus Interface, Data Operation Circuit, 12-bit A/D Converter, 12-Bit D/A Converter	
SCIn (n = 0 ^{*2} to 3, 9)	0x4007_0000	0x4007_0EFF		5	2	to 3	PCLKB	Serial Communications Interface	
SPIn (n = 0, 1) ^{*3}	0x4007_2000	0x4007_2FFF		5	2	to 3	PCLKB	Serial Peripheral Interface	
CRC	0x4007_4000	0x4007_4FFF		3	2	to 3	PCLKB	CRC Calculator	
GPT32n (n = 0 to 3), GPT16n (n = 4 to 9), GPT_OPS	0x4007_8000	0x4007_BFFF		See Ta	able 3.3.		PCLKB	General PWM Timer	
KINT, CTSU	0x4008_0000	0x4008_2FFF		3	2	to 3	PCLKB	Key interrupt Function, Capacitive Sensing Unit	
AGTn	0x4008_4000	0x4008_4FFF		3 2 to 3			PCLKB	Low Power Asynchronous General Purpose Timer	
ACMPLP	0x4008_5000	0x4008_6FFF		3	2	to 3	PCLKB	Low-Power Analog Comparator	
FLCN	0x407E_C000	0x407E_FFFF	7 7			7	ICLK	Data Flash, Temperature Sensor, Capacitive Sensing Unit, Flash Control	

Note 1. If the number of PCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.
 Note 2. When accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in

Note 2. When accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in Table 3.2. When accessing an 8-bit register (FTDRH, FTDRL, FRDRH, and FRDRL), the access cycles are as shown in Table 3.2.
 Note 3. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in Table 3.2. When accessing an 8-bit or 16-bit register (SPDR_HA), the access cycles are as shown in Table 3.2.

Table 3.3 shows register access cycles for GPT modules.

Table 3.3	Access	cycles	for	GPT	modules
-----------	--------	--------	-----	-----	---------

Frequency ratio between ICLK	Number of access cycles		
and PCLK	Read	Write	Cycle unit
ICLK > PCLKD = PCLKB	5 to 6	3 to 4	PCLKB
ICLK > PCLKD > PCLKB	3 to 4	2 to 3	PCLKB
PCLKD = ICLK = PCLKB	6	4	PCLKB
PCLKD = ICLK > PCLKB	2 to 3	1 to 2	PCLKB
PCLKD > ICLK = PCLKB	4	3	PCLKB
PCLKD > ICLK > PCLKB	2 to 3	1 to 2	PCLKB



3.3 Register Descriptions

This section provides information associated with registers described in this manual.

Table 3.4 shows a list of registers including address offsets, address sizes, access rights, and reset values.

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
MPU	_	_	-	MMPUCTLA	Bus Master MPU Control Register	0x000	16	R/W	0x0000	0xFFFF
MPU	_	_	-	MMPUPTA	Group A Protection of Register	0x102	16	R/W	0x0000	0xFFFF
MPU	4	0x010	0-3	MMPUACA%s	Group A Region %s access control register	0x200	16	R/W	0x0000	0xFFFF
MPU	4	0x010	0-3	MMPUSA%s	Group A Region %s Start Address Register	0x204	32	R/W	0x0000000	0x0000003
MPU	4	0x010	0-3	MMPUEA%s	Group A Region %s End Address Register	0x208	32	R/W	0x0000003	0x0000003
MPU	-	-	-	SMPUCTL	Slave MPU Control Register	0xC00	16	R/W	0x0000	0xFFFF
MPU	-	-	-	SMPUMBIU	Access Control Register for Memory Bus 1	0xC10	16	R/W	0x0000	0xFFFF
MPU	-	-	_	SMPUFBIU	Access Control Register for Internal Peripheral Bus 9	0xC14	16	R/W	0x0000	0xFFFF
MPU	-	-	—	SMPUSRAM0	Access Control Register for Memory Bus 4	0xC18	16	R/W	0x0000	0xFFFF
MPU	-	-	—	SMPUP0BIU	Access Control Register for Internal Peripheral Bus 1	0xC20	16	R/W	0x0000	0xFFFF
MPU	_	_	—	SMPUP2BIU	Access Control Register for Internal Peripheral Bus 3	0xC24	16	R/W	0x0000	0xFFFF
MPU	_	_	—	SMPUP6BIU	Access Control Register for Internal Peripheral Bus 7	0xC28	16	R/W	0x0000	0xFFFF
MPU	-	-	-	MSPMPUOAD	Stack Pointer Monitor Operation After Detection Register	0xD00	16	R/W	0x0000	0xFFFF
MPU	-	-	-	MSPMPUCTL	Stack Pointer Monitor Access Control Register	0xD04	16	R/W	0x0000	0xFEFF
MPU	-	—	—	MSPMPUPT	Stack Pointer Monitor Protection Register	0xD06	16	R/W	0x0000	0xFFFF
MPU	-	-	_	MSPMPUSA	Main Stack Pointer (MSP) Monitor Start Address Register	0xD08	32	R/W	0x0000000	0x0000000
MPU	-	-	—	MSPMPUEA	Main Stack Pointer (MSP) Monitor End Address Register	0xD0C	32	R/W	0x00000000	0x00000000
MPU	-	-	—	PSPMPUOAD	Stack Pointer Monitor Operation After Detection Register	0xD10	16	R/W	0x0000	0xFFFF
MPU	—	—	—	PSPMPUCTL	Stack Pointer Monitor Access Control Register	0xD14	16	R/W	0x0000	0xFEFF
MPU	—	—	—	PSPMPUPT	Stack Pointer Monitor Protection Register	0xD16	16	R/W	0x0000	0xFFFF
MPU	—	_	—	PSPMPUSA	Process Stack Pointer (PSP) Monitor Start Address Register	0xD18	32	R/W	0x00000000	0x00000000
MPU	_	_	—	PSPMPUEA	Process Stack Pointer (PSP) Monitor End Address Register	0xD1C	32	R/W	0x00000000	0x00000000
SRAM	_	_	—	PARIOAD	SRAM Parity Error Operation After Detection Register	0x00	8	R/W	0x00	0xFF
SRAM	-	_	-	SRAMPRCR	SRAM Protection Register	0x04	8	R/W	0x00	0xFF
SRAM	—	—	—	ECCMODE	ECC Operating Mode Control Register	0xC0	8	R/W	0x00	0xFF
SRAM	-	-	-	ECC2STS	ECC 2-Bit Error Status Register	0xC1	8	R/W	0x00	0xFF
SRAM	-	-	_	ECC1STSEN	ECC 1-Bit Error Information Update Enable Register	0xC2	8	R/W	0x00	0xFF
SRAM	-	-	—	ECC1STS	ECC 1-Bit Error Status Register	0xC3	8	R/W	0x00	0xFF
SRAM	-	-	-	ECCETST	ECC Test Control Register	0xC4	8	R/W	0x00	0xFF
SRAM	-	-	-	ECCPRCR	ECC Protection Register	0xC4	8	R/W	0x00	0xFF
SRAM		-	_	ECCPRCR2	ECC Protection Register 2	0xD0	8	R/W	0x00	0xFF
SRAM	-	-	-	ECCOAD	SRAM ECC Error Operation After Detection Register	0xD8	8	R/W	0x00	0xFF

Table 3.4Register description (1 of 15)



Table 3.4Register description (2 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
BUS	—	—	—	BUSMCNTSYS	Master Bus Control Register SYS	0x1008	16	R/W	0x0000	0xFFFF
BUS	-	_	_	BUSMCNTDMA	Master Bus Control Register DMA	0x100C	16	R/W	0x0000	0xFFFF
BUS	—	_	_	BUS3ERRADD	Bus Error Address Register 3	0x1820	32	R	0x00000000	0x00000000
BUS	—	_	_	BUS3ERRSTAT	BUS Error Status Register 3	0x1824	8	R	0x00	0xFE
BUS	—	_	_	BUS4ERRADD	Bus Error Address Register 4	0x1830	32	R	0x00000000	0x00000000
BUS	—	_	—	BUS4ERRSTAT	BUS Error Status Register 4	0x1834	8	R	0x00	0xFE
DTC	—	_	_	DTCCR	DTC Control Register	0x00	8	R/W	0x08	0xFF
DTC	—	—	-	DTCVBR	DTC Vector Base Register	0x04	32	R/W	0x00000000	0xFFFFFFFF
DTC	—	—	—	DTCST	DTC Module Start Register	0x0C	8	R/W	0x00	0xFF
DTC	—	—	_	DTCSTS	DTC Status Register	0x0E	16	R	0x0000	0xFFFF
ICU	8	0x1	0-7	IRQCR%s	IRQ Control Register	0x000	8	R/W	0x00	0xFF
ICU	—	—	-	NMICR	NMI Pin Interrupt Control Register	0x100	8	R/W	0x00	0xFF
ICU	—	—	—	NMIER	Non-Maskable Interrupt Enable Register	0x120	16	R/W	0x0000	0xFFFF
ICU	—	_	_	NMICLR	Non-Maskable Interrupt Status Clear Register	0x130	16	R/W	0x0000	0xFFFF
ICU	—	_	_	NMISR	Non-Maskable Interrupt Status Register	0x140	16	R	0x0000	0xFFFF
ICU	-	_	_	WUPEN	Wake Up Interrupt Enable Register	0x1A0	32	R/W	0x00000000	0xFFFFFFFF
ICU	—	_	_	IELEN	ICU event Enable Register	0x1C0	8	R/W	0x00	0xFF
ICU	-	_	_	SELSR0	SYS Event Link Setting Register	0x200	16	R/W	0x0000	0xFFFF
ICU	32	0x4	0-31	IELSR%s	ICU Event Link Setting Register %s	0x300	32	R/W	0x00000000	0xFFFFFFFF
DBG	—	_	_	DBGSTR	Debug Status Register	0x00	32	R	0x00000000	0xFFFFFFFF
DBG	_	_	_	DBGSTOPCR	Debug Stop Control Register	0x10	32	R/W	0x0000003	0xFFFFFFFF
SYSC	-	_	—	SBYCR	Standby Control Register	0x00C	16	R/W	0x0000	0xFFFF
SYSC	-	_	_	MSTPCRA	Module Stop Control Register A	0x01C	32	R/W	0xFFBFFFFF	0xFFFFFFFF
SYSC	—	_	_	SCKDIVCR	System Clock Division Control Register	0x020	32	R/W	0x04000404	0xFFFFFFFF
SYSC	-	_	_	SCKSCR	System Clock Source Control Register	0x026	8	R/W	0x01	0xFF
SYSC	_	_	_	MEMWAIT	Memory Wait Cycle Control Register for Code Flash	0x031	8	R/W	0x00	0xFF
SYSC	-	_	_	MOSCCR	Main Clock Oscillator Control Register	0x032	8	R/W	0x01	0xFF
SYSC	_	_	_	HOCOCR	High-Speed On-Chip Oscillator Control Register	0x036	8	R/W	0x00	0xFE
SYSC	_	_	_	MOCOCR	Middle-Speed On-Chip Oscillator Control Register	0x038	8	R/W	0x00	0xFF
SYSC	—	_	_	OSCSF	Oscillation Stabilization Flag Register	0x03C	8	R	0x00	0xFE
SYSC	—	_	—	CKOCR	Clock Out Control Register	0x03E	8	R/W	0x00	0xFF
SYSC	—	_	—	OSTDCR	Oscillation Stop Detection Control Register	0x040	8	R/W	0x00	0xFF
SYSC	—	_	_	OSTDSR	Oscillation Stop Detection Status Register	0x041	8	R/W	0x00	0xFF
SYSC	—	—	-	LPOPT	Lower Power Operation Control Register	0x04C	8	R/W	0x00	0xFF
SYSC	—	—	—	MOCOUTCR	MOCO User Trimming Control Register	0x061	8	R/W	0x00	0xFF
SYSC	—	_	—	HOCOUTCR	HOCO User Trimming Control Register	0x062	8	R/W	0x00	0xFF
SYSC	—	_	_	SNZCR	Snooze Control Register	0x092	8	R/W	0x00	0xFF
SYSC	—	_	_	SNZEDCR0	Snooze End Control Register 0	0x094	8	R/W	0x00	0xFF
SYSC	_	_	_	SNZREQCR0	Snooze Request Control Register 0	0x098	32	R/W	0x00000000	0xFFFFFFFF
SYSC	_	_	—	PSMCR	Power Save Memory Control Register	0x09F	8	R/W	0x00	0xFF
SYSC	_	_	_	OPCCR	Operating Power Control Register	0x0A0	8	R/W	0x01	0xFF
SYSC	_	_	_	MOSCWTCR	Main Clock Oscillator Wait Control Register	0x0A2	8	R/W	0x05	0xFF
SYSC	-	_	_	SOPCCR	Sub Operating Power Control Register	0x0AA	8	R/W	0x00	0xFF



Table 3.4Register description (3 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
SYSC	-	—	_	RSTSR1	Reset Status Register 1	0x0C0	16	R/W	0x0000	0xE0F8
SYSC	-	-	_	LVD1CR1	Voltage Monitor 1 Circuit Control Register	0x0E0	8	R/W	0x01	0xFF
SYSC	-	-	-	LVD1SR	Voltage Monitor 1 Circuit Status Register	0x0E1	8	R/W	0x02	0xFF
SYSC	-	—	-	LVD2CR1	Voltage Monitor 2 Circuit Control Register 1	0x0E2	8	R/W	0x01	0xFF
SYSC	—	—	_	LVD2SR	Voltage Monitor 2 Circuit Status Register	0x0E3	8	R/W	0x02	0xFF
SYSC	—	—	_	PRCR	Protect Register	0x3FE	16	R/W	0x0000	0xFFFF
SYSC	—	_	-	SYOCDCR	System Control OCD Control Register	0x040E	8	R/W	0x00	0xFF
SYSC	-	_	-	RSTSR0	Reset Status Register 0	0x410	8	R/W	0x00	0xF0
SYSC	—	—	_	RSTSR2	Reset Status Register 2	0x411	8	R/W	0x00	0xFE
SYSC	-	—	-	MOMCR	Main Clock Oscillator Mode Oscillation Control Register	0x413	8	R/W	0x00	0xFF
SYSC	—	—	_	LVCMPCR	Voltage Monitor Circuit Control Register	0x417	8	R/W	0x00	0xFF
SYSC	-	—	_	LVDLVLR	Voltage Detection Level Select Register	0x418	8	R/W	0x07	0xFF
SYSC	-	_	-	LVD1CR0	Voltage Monitor 1 Circuit Control Register 0	0x41A	8	R/W	0x80	0xF7
SYSC	—	—	—	LVD2CR0	Voltage Monitor 2 Circuit Control Register 0	0x41B	8	R/W	0x80	0xF7
SYSC	_	—	—	DCDCCTL	DCDC/LDO Control Register	0x440	8	R/W	0xC0	0xFF
SYSC	-	—	_	VCCSEL	Voltage Level Selection Control Register	0x441	8	R/W	0x00	0xFF
SYSC	-	_	—	SOSCCR	Sub-Clock Oscillator Control Register	0x480	8	R/W	0x01	0xFF
SYSC	—	—	-	SOMCR	Sub-Clock Oscillator Mode Control Register	0x481	8	R/W	0x00	0xFF
SYSC	-	-	_	SOMRG	Sub-Clock Oscillator Margin Check Register	0x482	8	R/W	0x00	0xFF
SYSC	-	-	_	LOCOCR	Low-Speed On-Chip Oscillator Control Register	0x490	8	R/W	0x00	0xFF
SYSC	-	-	-	LOCOUTCR	LOCO User Trimming Control Register	0x492	8	R/W	0x00	0xFF
PORT0,3-8	—	—	—	PCNTR1	Port Control Register 1	0x000	32	R/W	0x00000000	0xFFFFFFFF
PORT0,3-8	_	—	—	PODR	Port Control Register 1	0x000	16	R/W	0x0000	0xFFFF
PORT0,3-8	-	-	-	PDR	Port Control Register 1	0x002	16	R/W	0x0000	0xFFFF
PORT0,3-8	—	—	—	PCNTR2	Port Control Register 2	0x004	32	R	0x00000000	0xFFFF0000
PORT0,3-8	—	—	-	PIDR	Port Control Register 2	0x006	16	R	0x0000	0x0000
PORT0,3-8	-	—	_	PCNTR3	Port Control Register 3	0x008	32	w	0x00000000	0xFFFFFFFF
PORT0,3-8	—	—	—	PORR	Port Control Register 3	0x008	16	w	0x0000	0xFFFF
PORT0,3-8	—	—	—	POSR	Port Control Register 3	0x00A	16	w	0x0000	0xFFFF
PORT1-2	-	—	_	PCNTR1	Port Control Register 1	0x000	32	R/W	0x00000000	0xFFFFFFFF
PORT1-2	_	_	-	PODR	Port Control Register 1	0x000	16	R/W	0x0000	0xFFFF
PORT1-2	-	-	_	PDR	Port Control Register 1	0x002	16	R/W	0x0000	0xFFFF
PORT1-2	-	_	_	PCNTR2	Port Control Register 2	0x004	32	R	0x00000000	0xFFFF0000
PORT1-2	-	-	-	EIDR	Port Control Register 2	0x004	16	R	0x0000	0xFFFF
PORT1-2	—	_	-	PIDR	Port Control Register 2	0x006	16	R	0x0000	0x0000
PORT1-2	_	_	_	PCNTR3	Port Control Register 3	0x008	32	w	0x00000000	0xFFFFFFFF
PORT1-2	-	-	-	PORR	Port Control Register 3	0x008	16	w	0x0000	0xFFFF
PORT1-2	-	-	-	POSR	Port Control Register 3	0x00A	16	w	0x0000	0xFFFF
PORT1-2	-	-	-	PCNTR4	Port Control Register 4	0x00C	32	R/W	0x00000000	0xFFFFFFFF
PORT1-2	-	_	-	EORR	Port Control Register 4	0x00C	16	R/W	0x0000	0xFFFF
PORT1-2	-	-	-	EOSR	Port Control Register 4	0x00E	16	R/W	0x0000	0xFFFF



Table 3.4Register description (4 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
PFS	9	0x4	0-8	P00%sPFS	Port 00%s Pin Function Select Register	0x000	32	R/W	0x00000000	0xFFFFFFD
PFS	9	0x4	0-8	P00%sPFS_HA	Port 00%s Pin Function Select Register	0x002	16	R/W	0x0000	0xFFFD
PFS	9	0x4	0-8	P00%sPFS_BY	Port 00%s Pin Function Select Register	0x003	8	R/W	0x00	0xFD
PFS	6	0x4	10-15	P0%sPFS	Port 0%s Pin Function Select Register	0x028	32	R/W	0x00000000	0xFFFFFFD
PFS	6	0x4	10-15	P0%sPFS_HA	Port 0%s Pin Function Select Register	0x02A	16	R/W	0x0000	0xFFFD
PFS	6	0x4	10-15	P0%sPFS_BY	Port 0%s Pin Function Select Register	0x02B	8	R/W	0x00	0xFD
PFS	8	0x4	0-7	P10%sPFS	Port 10%s Pin Function Select Register	0x040	32	R/W	0x00000000	0xFFFFFFD
PFS	8	0x4	0-7	P10%sPFS_HA	Port 10%s Pin Function Select Register	0x042	16	R/W	0x0000	0xFFFD
PFS	8	0x4	0-7	P10%sPFS_BY	Port 10%s Pin Function Select Register	0x043	8	R/W	0x00	0xFD
PFS	-	—	_	P108PFS	Port 108 Pin Function Select Register	0x060	32	R/W	0x00010010	0xFFFFFFFD
PFS	-	_	_	P108PFS_HA	Port 108 Pin Function Select Register	0x062	16	R/W	0x0010	0xFFFD
PFS	—	—	_	P108PFS_BY	Port 108 Pin Function Select Register	0x063	8	R/W	0x10	0xFD
PFS	—	—	_	P109PFS	Port 109 Pin Function Select Register	0x064	32	R/W	0x00000000	0xFFFFFFD
PFS	-	—	—	P109PFS_HA	Port 109 Pin Function Select Register	0x066	16	R/W	0x0000	0xFFFD
PFS	—	—	_	P109PFS_BY	Port 109 Pin Function Select Register	0x067	8	R/W	0x00	0xFD
PFS	6	0x4	10-15	P1%sPFS	Port 1%s Pin Function Select Register	0x068	32	R/W	0x00000000	0xFFFFFFD
PFS	6	0x4	10-15	P1%sPFS_HA	Port 1%s Pin Function Select Register	0x06A	16	R/W	0x0000	0xFFFD
PFS	6	0x4	10-15	P1%sPFS_BY	Port 1%s Pin Function Select Register	0x06B	8	R/W	0x00	0xFD
PFS	—	—	_	P200PFS	Port 200 Pin Function Select Register	0x080	32	R/W	0x00000000	0xFFFFFFFD
PFS	-	—	_	P200PFS_HA	Port 200 Pin Function Select Register	0x082	16	R/W	0x0000	0xFFFD
PFS	—	—	—	P200PFS_BY	Port 200 Pin Function Select Register	0x083	8	R/W	0x00	0xFD
PFS	—	—	_	P201PFS	Port 201 Pin Function Select Register	0x084	32	R/W	0x00000010	0xFFFFFFFD
PFS	—	—	_	P201PFS_HA	Port 201 Pin Function Select Register	0x086	16	R/W	0x0010	0xFFFD
PFS	-	—	_	P201PFS_BY	Port 201 Pin Function Select Register	0x087	8	R/W	0x10	0xFD
PFS	7	0x4	2-8	P20%sPFS	Port 20%s Pin Function Select Register	0x088	32	R/W	0x00000000	0xFFFFFFD
PFS	7	0x4	2-8	P20%sPFS_HA	Port 20%s Pin Function Select Register	0x08A	16	R/W	0x0000	0xFFFD
PFS	7	0x4	2-8	P20%sPFS_BY	Port 20%s Pin Function Select Register	0x08B	8	R/W	0x00	0xFD
PFS	4	0x4	12-15	P2%sPFS	Port 2%s Pin Function Select Register	0x0B0	32	R/W	0x00000000	0xFFFFFFD
PFS	4	0x4	12-15	P2%sPFS_HA	Port 2%s Pin Function Select Register	0x0B2	16	R/W	0x0000	0xFFFD
PFS	4	0x4	12-15	P2%sPFS_BY	Port 2%s Pin Function Select Register	0x0B3	8	R/W	0x00	0xFD
PFS	-	—	—	P300PFS	Port 300 Pin Function Select Register	0x0C0	32	R/W	0x00010000	0xFFFFFFFD
PFS	-	—	—	P300PFS_HA	Port 300 Pin Function Select Register	0x0C2	16	R/W	0x0000	0xFFFD
PFS		—	—	P300PFS_BY	Port 300 Pin Function Select Register	0x0C3	8	R/W	0x00	0xFD
PFS	7	0x4	1-7	P30%sPFS	Port 30%s Pin Function Select Register	0x0C4	32	R/W	0x00000000	0xFFFFFFFD
PFS	7	0x4	1-7	P30%sPFS_HA	Port 30%s Pin Function Select Register	0x0C6	16	R/W	0x0000	0xFFFD
PFS	7	0x4	1-7	P30%sPFS_BY	Port 30%s Pin Function Select Register	0x0C7	8	R/W	0x00	0xFD
PFS	10	0x4	0-9	P40%sPFS	Port 40%s Pin Function Select Register	0x100	32	R/W	0x00000000	0xFFFFFFFD
PFS	10	0x4	0-9	P40%sPFS_HA	Port 40%s Pin Function Select Register	0x102	16	R/W	0x0000	0xFFFD
PFS	10	0x4	0-9	P40%sPFS_BY	Port 40%s Pin Function Select Register	0x103	8	R/W	0x00	0xFD
PFS	6	0x4	10-15	P4%sPFS	Port 4%s Pin Function Select Register	0x128	32	R/W	0x00000000	0xFFFFFFD
PFS	6	0x4	10-15	P4%sPFS_HA	Port 4%s Pin Function Select Register	0x12A	16	R/W	0x0000	0xFFFD
PFS	6	0x4	10-15	P4%sPFS_BY	Port 4%s Pin Function Select Register	0x12B	8	R/W	0x00	0xFD
PFS	6	0x4	0-5	P50%sPFS	Port 50%s Pin Function Select Register	0x140	32	R/W	0x00000000	0xFFFFFFFD
PFS	6	0x4	0-5	P50%sPFS_HA	Port 50%s Pin Function Select Register	0x142	16	R/W	0x0000	0xFFFD
PFS	6	0x4	0-5	P50%sPFS_BY	Port 50%s Pin Function Select Register	0x143	8	R/W	0x00	0xFD



Table 3.4Register description (5 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
PFS	4	0x4	0-3	P60%sPFS	Port 60%s Pin Function Select Register	0x180	32	R/W	0x00000000	0xFFFFFFD
PFS	4	0x4	0-3	P60%sPFS_HA	Port 60%s Pin Function Select Register	0x182	16	R/W	0x0000	0xFFFD
PFS	4	0x4	0-3	P60%sPFS_BY	Port 60%s Pin Function Select Register	0x183	8	R/W	0x00	0xFD
PFS	2	0x4	8-9	P60%sPFS	Port 60%s Pin Function Select Register	0x1A0	32	R/W	0x00000000	0xFFFFFFD
PFS	2	0x4	8-9	P60%sPFS_HA	Port 60%s Pin Function Select Register	0x1A2	16	R/W	0x0000	0xFFFD
PFS	2	0x4	8-9	P60%sPFS_BY	Port 60%s Pin Function Select Register	0x1A3	8	R/W	0x00	0xFD
PFS	-	_	_	P610PFS	Port 610 Pin Function Select Register	0x1A8	32	R/W	0x00000000	0xFFFFFFD
PFS	-	_	_	P610PFS_HA	Port 610 Pin Function Select Register	0x1AA	16	R/W	0x0000	0xFFFD
PFS	—	—	_	P610PFS_BY	Port 610 Pin Function Select Register	0x1AB	8	R/W	0x00	0xFD
PFS	-	_	_	P708PFS	Port 708 Pin Function Select Register	0x1E0	32	R/W	0x00000000	0xFFFFFFFD
PFS	—	—	_	P708PFS_HA	Port 708 Pin Function Select Register	0x1E2	16	R/W	0x0000	0xFFFD
PFS	-	_	_	P708PFS_BY	Port 708 Pin Function Select Register	0x1E3	8	R/W	0x00	0xFD
PFS	-	_	_	P714PFS	Port 714 Pin Function Select Register	0x1F8	32	R/W	0x00000000	0xFFFFFFFD
PFS	-	_	_	P714PFS_HA	Port 714 Pin Function Select Register	0x1FA	16	R/W	0x0000	0xFFFD
PFS	-	_	_	P714PFS_BY	Port 714 Pin Function Select Register	0x1FB	8	R/W	0x00	0xFD
PFS	2	0x4	8-9	P80%sPFS	Port 80%s Pin Function Select Register	0x220	32	R/W	0x00000000	0xFFFFFFD
PFS	2	0x4	8-9	P80%sPFS_HA	Port 80%s Pin Function Select Register	0x222	16	R/W	0x0000	0xFFFD
PFS	2	0x4	8-9	P80%sPFS_BY	Port 80%s Pin Function Select Register	0x223	8	R/W	0x00	0xFD
PFS	—	—	—	PWPR	Write-Protect Register	0x503	8	R/W	0x80	0xFF
PFS	_	—	—	PRWCNTR	Port Read Wait Control Register	0x50F	8	R/W	0x01	0xFF
ELC	-	—	-	ELCR	Event Link Controller Register	0x00	8	R/W	0x00	0xFF
ELC	2	0x02	0-1	ELSEGR%s	Event Link Software Event Generation Register %s	0x02	8	R/W	0x80	0xFF
ELC	4	0x04	0-3	ELSR%s	Event Link Setting Register %s	0x10	16	R/W	0x0000	0xFFFF
ELC	2	0x04	8-9	ELSR%s	Event Link Setting Register %s	0x30	16	R/W	0x0000	0xFFFF
ELC	-	_	_	ELSR12	Event Link Setting Register 12	0x40	16	R/W	0x0000	0xFFFF
ELC	2	0x04	14-15	ELSR%s	Event Link Setting Register %s	0x48	16	R/W	0x0000	0xFFFF
ELC	—	_	_	ELSR18	Event Link Setting Register 18	0x58	16	R/W	0x0000	0xFFFF
POEG	—	_	_	POEGGA	POEG Group A Setting Register	0x000	32	R/W	0x00000000	0xFFFFFFFF
POEG	-	_	_	POEGGB	POEG Group B Setting Register	0x100	32	R/W	0x00000000	0xFFFFFFFF
RTC	-	_	_	R64CNT	64-Hz Counter	0x00	8	R	0x00	0x00
RTC	4	0x02	0-3	BCNT%s	Binary Counter %s	0x02	8	R/W	0x00	0x00
RTC	-	_	_	RSECCNT	Second Counter (in Calendar Count Mode)	0x02	8	R/W	0x00	0x00
RTC	-	_	_	RMINCNT	Minute Counter (in Calendar Count Mode)	0x04	8	R/W	0x00	0x00
RTC	-	_	_	RHRCNT	Hour Counter (in Calendar Count Mode)	0x06	8	R/W	0x00	0x00
RTC	-	_	_	RWKCNT	Day-of-Week Counter (in Calendar Count Mode)	0x08	8	R/W	0x00	0x00
RTC	-	_	_	RDAYCNT	Day Counter	0x0A	8	R/W	0x00	0xC0
RTC	-	—	—	RMONCNT	Month Counter	0x0C	8	R/W	0x00	0xE0
RTC	—	_	_	RYRCNT	Year Counter	0x0E	16	R/W	0x0000	0xFF00
RTC	4	0x02	0-3	BCNT%sAR	Binary Counter %s Alarm Register	0x10	8	R/W	0x00	0x00
RTC	-	_	_	RSECAR	Second Alarm Register (in Calendar Count Mode)	0x10	8	R/W	0x00	0x00
RTC	_	—	_	RMINAR	Minute Alarm Register (in Calendar Count Mode)	0x12	8	R/W	0x00	0x00
RTC	-	_	_	RHRAR	Hour Alarm Register (in Calendar Count Mode)	0x14	8	R/W	0x00	0x00



Table 3.4Register description (6 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
RTC	—	-	-	RWKAR	Day-of-Week Alarm Register (in Calendar Count Mode)	0x16	8	R/W	0x00	0x00
RTC	2	0x02	0-1	BCNT%sAER	Binary Counter %s Alarm Enable Register	0x18	8	R/W	0x00	0x00
RTC	-	_	_	RDAYAR	Date Alarm Register (in Calendar Count Mode)	0x18	8	R/W	0x00	0x00
RTC	-	-	-	RMONAR	Month Alarm Register (in Calendar Count Mode)	0x1A	8	R/W	0x00	0x00
RTC	-	—	_	BCNT2AER	Binary Counter 2 Alarm Enable Register	0x1C	16	R/W	0x0000	0xFF00
RTC	—	_	_	RYRAR	Year Alarm Register (in Calendar Count Mode)	0x1C	16	R/W	0x0000	0xFF00
RTC	-	—	-	BCNT3AER	Binary Counter 3 Alarm Enable Register	0x1E	8	R/W	0x00	0x00
RTC	-	-	_	RYRAREN	Year Alarm Enable Register (in Calendar Count Mode)	0x1E	8	R/W	0x00	0x00
RTC	-	—	-	RCR1	RTC Control Register 1	0x22	8	R/W	0x00	0x0A
RTC	—	—	—	RCR2	RTC Control Register 2 (in Calendar Count Mode)	0x24	8	R/W	0x00	0x0E
RTC	—	—	—	RCR2	RTC Control Register 2 (in Binary Count Mode)	0x24	8	R/W	0x00	0x0E
RTC	—	—	_	RCR4	RTC Control Register 4	0x28	8	R/W	0x00	0x7E
RTC	—	—	_	RFRH	Frequency Register H	0x2A	16	R/W	0x0000	0xFFFE
RTC	—	—	—	RFRL	Frequency Register L	0x2C	16	R/W	0x0000	0x0000
RTC	-	—	-	RADJ	Time Error Adjustment Register	0x2E	8	R/W	0x00	0x00
WDT	—	—	—	WDTRR	WDT Refresh Register	0x00	8	R/W	0xFF	0xFF
WDT	-	—	_	WDTCR	WDT Control Register	0x02	16	R/W	0x0000	0xFFFF
WDT	-	—	_	WDTSR	WDT Status Register	0x04	16	R/W	0x0000	0xFFFF
WDT	—	—	—	WDTRCR	WDT Reset Control Register	0x06	8	R/W	0x80	0xFF
WDT	—	—	—	WDTCSTPR	WDT Count Stop Control Register	0x08	8	R/W	0x80	0xFF
IWDT	—	—	_	IWDTRR	IWDT Refresh Register	0x00	8	R/W	0xFF	0xFF
IWDT	-	—	_	IWDTSR	IWDT Status Register	0x04	16	R/W	0x0000	0xFFFF
CAC	-	—	_	CACR0	CAC Control Register 0	0x00	8	R/W	0x00	0xFF
CAC	-	—	_	CACR1	CAC Control Register 1	0x01	8	R/W	0x00	0xFF
CAC	-	—	-	CACR2	CAC Control Register 2	0x02	8	R/W	0x00	0xFF
CAC	-	-	-	CAICR	CAC Interrupt Control Register	0x03	8	R/W	0x00	0xFF
CAC	-	-	_	CASTR	CAC Status Register	0x04	8	R	0x00	0xFF
CAC	-	-	_	CAULVR	CAC Upper-Limit Value Setting Register	0x06	16	R/W	0x0000	0xFFFF
CAC	-	—	-	CALLVR	CAC Lower-Limit Value Setting Register	0x08	16	R/W	0x0000	0xFFFF
CAC	-	—	_	CACNTBR	CAC Counter Buffer Register	0x0A	16	R	0x0000	0xFFFF
MSTP	-	—	_	MSTPCRB	Module Stop Control Register B	0x000	32	R/W	0xFFFFFFFF	0xFFFFFFFF
MSTP	-	—	_	MSTPCRC	Module Stop Control Register C	0x004	32	R/W	0xFFFFFFFF	0xFFFFFFFF
MSTP	-	—	_	MSTPCRD	Module Stop Control Register D	0x008	32	R/W	0xFFFFFFFF	0xFFFFFFFF
MSTP	-	_	-	LSMRWDIS	Low Speed Module R/W Disable Control Register	0x00C	16	R/W	0x0000	0xFFFF
CAN0	32	0x10	0-31	MB%s_ID	Mailbox ID Register %s	0x200	32	R/W	0x00000000	0x00000001
CAN0	32	0x10	0-31	MB%s_DL	Mailbox Data Length Register %s	0x204	16	R/W	0x0000	0x0000
CAN0	32	0x10	0-31	MB%s_D0	Mailbox Data Register %s	0x206	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D1	Mailbox Data Register %s	0x207	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D2	Mailbox Data Register %s	0x208	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D3	Mailbox Data Register %s	0x209	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D4	Mailbox Data Register %s	0x20A	8	R/W	0x00	0x00



Table 3.4Register description (7 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
CAN0	32	0x10	0-31	MB%s_D5	Mailbox Data Register %s	0x20B	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D6	Mailbox Data Register %s	0x20C	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_D7	Mailbox Data Register %s	0x20D	8	R/W	0x00	0x00
CAN0	32	0x10	0-31	MB%s_TS	Mailbox Time Stamp Register %s	0x20E	16	R/W	0x0000	0x0000
CAN0	8	0x04	-	MKR[%s]	Mask Register %s	0x400	32	R/W	0x00000000	0x00000000
CAN0	2	0x04	0-1	FIDCR%s	FIFO Received ID Compare Register %s	0x420	32	R/W	0x00000000	0x0000000
CAN0	—	—	_	MKIVLR	Mask Invalid Register	0x428	32	R/W	0x00000000	0x00000000
CAN0	—	—	—	MIER	Mailbox Interrupt Enable Register	0x42C	32	R/W	0x00000000	0x0000000
CAN0	_	_	_	MIER_FIFO	Mailbox Interrupt Enable Register for FIFO Mailbox Mode	0x42C	32	R/W	0x00000000	0x00000000
CAN0	32	0x01	—	MCTL_RX[%s]	Message Control Register for Receive	0x820	8	R/W	0x00	0xFF
CAN0	32	0x01	—	MCTL_TX[%s]	Message Control Register for Transmit	0x820	8	R/W	0x00	0xFF
CAN0	-	—	_	CTLR	Control Register	0x840	16	R/W	0x0500	0xFFFF
CAN0	—	—	—	STR	Status Register	0x842	16	R	0x0500	0xFFFF
CAN0	—	—	—	BCR	Bit Configuration Register	0x844	32	R/W	0x00000000	0xFFFFFFFF
CAN0	—	—	_	RFCR	Receive FIFO Control Register	0x848	8	R/W	0x80	0xFF
CAN0	—	_	_	RFPCR	Receive FIFO Pointer Control Register	0x849	8	w	0x00	0x00
CAN0	—	—	_	TFCR	Transmit FIFO Control Register	0x84A	8	R/W	0x80	0xFF
CAN0	—	—	—	TFPCR	Transmit FIFO Pointer Control Register	0x84B	8	W	0x00	0x00
CAN0	—	—	_	EIER	Error Interrupt Enable Register	0x84C	8	R/W	0x00	0xFF
CAN0	—	—	_	EIFR	Error Interrupt Factor Judge Register	0x84D	8	R/W	0x00	0xFF
CAN0	_	—	—	RECR	Receive Error Count Register	0x84E	8	R	0x00	0xFF
CAN0	_	—	—	TECR	Transmit Error Count Register	0x84F	8	R	0x00	0xFF
CAN0	—	—	—	ECSR	Error Code Store Register	0x850	8	R/W	0x00	0xFF
CAN0	—	—	_	CSSR	Channel Search Support Register	0x851	8	R/W	0x00	0x00
CAN0	—	—	_	MSSR	Mailbox Search Status Register	0x852	8	R	0x80	0xFF
CAN0	—	—	—	MSMR	Mailbox Search Mode Register	0x853	8	R/W	0x00	0xFF
CAN0	—	—	—	TSR	Time Stamp Register	0x854	16	R	0x0000	0xFFFF
CAN0	—	—	_	AFSR	Acceptance Filter Support Register	0x856	16	R/W	0x0000	0x0000
CAN0	—	—	_	TCR	Test Control Register	0x858	8	R/W	0x00	0xFF
IIC0-1	—	_	—	ICCR1	I2C Bus Control Register 1	0x00	8	R/W	0x1F	0xFF
IIC0-1	_	—	_	ICCR2	I2C Bus Control Register 2	0x01	8	R/W	0x00	0xFF
IIC0-1	_	_	—	ICMR1	I2C Bus Mode Register 1	0x02	8	R/W	0x08	0xFF
IIC0-1	-	_	—	ICMR2	I2C Bus Mode Register 2	0x03	8	R/W	0x06	0xFF
IIC0-1	—	—	_	ICMR3	I2C Bus Mode Register 3	0x04	8	R/W	0x00	0xFF
IIC0-1	—	—	_	ICFER	I2C Bus Function Enable Register	0x05	8	R/W	0x72	0xFF
IIC0-1		—	—	ICSER	I2C Bus Status Enable Register	0x06	8	R/W	0x09	0xFF
IIC0-1	-	_	—	ICIER	I2C Bus Interrupt Enable Register	0x07	8	R/W	0x00	0xFF
IIC0-1	—	_	_	ICSR1	I2C Bus Status Register 1	0x08	8	R/W	0x00	0xFF
IIC0-1	—	—	_	ICSR2	I2C Bus Status Register 2	0x09	8	R/W	0x00	0xFF
IIC0-1	3	0x02	0-2	SARL%s	Slave Address Register Ly	0x0A	8	R/W	0x00	0xFF
IIC0-1	3	0x02	0-2	SARU%s	Slave Address Register Uy	0x0B	8	R/W	0x00	0xFF
IIC0-1			-	ICBRL	I2C Bus Bit Rate Low-Level Register	0x10	8	R/W	0xFF	0xFF
IIC0-1	-		-	ICBRH	I2C Bus Bit Rate High-Level Register	0x11	8	R/W	0xFF	0xFF
IIC0-1	_	_		ICDRT	I2C Bus Transmit Data Register	0x12	8	R/W	0xFF	0xFF
IIC0-1	-	_		ICDRR	I2C Bus Receive Data Register	0x13	8	R	0x00	0xFF



Table 3.4Register description (8 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
IICOWU	—	_	_	ICWUR	I2C Bus Wakeup Unit Register	0x02	8	R/W	0x10	0xFF
IIC0WU	_	_	-	ICWUR2	I2C Bus Wakeup Unit Register 2	0x03	8	R/W	0xFD	0xFF
DOC	—	_	-	DOCR	DOC Control Register	0x00	8	R/W	0x00	0xFF
DOC	—	_	-	DODIR	DOC Data Input Register	0x02	16	R/W	0x0000	0xFFFF
DOC	—	_	-	DODSR	DOC Data Setting Register	0x04	16	R/W	0x0000	0xFFFF
ADC12	-	_	-	ADCSR	A/D Control Register	0x000	16	R/W	0x0000	0xFFFF
ADC12	_	_	-	ADANSA0	A/D Channel Select Register A0	0x004	16	R/W	0x0000	0xFFFF
ADC12	—	_	_	ADANSA1	A/D Channel Select Register A1	0x006	16	R/W	0x0000	0xFFFF
ADC12	_	_	_	ADADS0	A/D-Converted Value Addition/Average Channel Select Register 0	0x008	16	R/W	0x0000	0xFFFF
ADC12	—	—	—	ADADS1	A/D-Converted Value Addition/Average Channel Select Register 1	0x00A	16	R/W	0x0000	0xFFFF
ADC12	—	—	—	ADADC	A/D-Converted Value Addition/Average Count Select Register	0x00C	8	R/W	0x00	0xFF
ADC12	—	—	—	ADCER	A/D Control Extended Register	0x00E	16	R/W	0x0000	0xFFFF
ADC12	—	—	—	ADSTRGR	A/D Conversion Start Trigger Select Register	0x010	16	R/W	0x0000	0xFFFF
ADC12	_	_	_	ADEXICR	A/D Conversion Extended Input Control Registers	0x012	16	R/W	0x0000	0xFFFF
ADC12	_	—	—	ADANSB0	A/D Channel Select Register B0	0x014	16	R/W	0x0000	0xFFFF
ADC12	—	_	—	ADANSB1	A/D Channel Select Register B1	0x016	16	R/W	0x0000	0xFFFF
ADC12	_	—	—	ADDBLDR	A/D Data Duplexing Register	0x018	16	R	0x0000	0xFFFF
ADC12	_	—	—	ADTSDR	A/D Temperature Sensor Data Register	0x01A	16	R	0x0000	0xFFFF
ADC12	—	—	_	ADOCDR	A/D Internal Reference Voltage Data Register	0x01C	16	R	0x0000	0xFFFF
ADC12	—	—	-	ADRD	A/D Self-Diagnosis Data Register	0x01E	16	R	0x0000	0xFFFF
ADC12	15	0x2	0-14	ADDR%s	A/D Data Registers %s	0x020	16	R	0x0000	0xFFFF
ADC12	—	—	—	ADCTDR	A/D CTSU TSCAP Voltage Data Register	0x040	16	R	0x0000	0xFFFF
ADC12	4	0x2	17-20	ADDR%s	A/D Data Registers %s	0x042	16	R	0x0000	0xFFFF
ADC12	_	_	_	ADDISCR	A/D Disconnection Detection Control Register	0x07A	8	R/W	0x00	0xFF
ADC12	-	_	_	ADACSR	A/D Conversion Operation Mode Select Register	0x07E	8	R/W	0x00	0xFF
ADC12	—	—	—	ADGSPCR	A/D Group Scan Priority Control Register	0x080	16	R/W	0x0000	0xFFFF
ADC12	—	—	—	ADDBLDRA	A/D Data Duplexing Register A	0x084	16	R	0x0000	0xFFFF
ADC12	—	—	_	ADDBLDRB	A/D Data Duplexing Register B	0x086	16	R	0x0000	0xFFFF
ADC12	_	_	_	ADHVREFCNT	A/D High-Potential/Low-Potential Reference Voltage Control Register	0x08A	8	R/W	0x00	0xFF
ADC12	_	—	_	ADWINMON	A/D Compare Function Window A/B Status Monitor Register	0x08C	8	R	0x00	0xFF
ADC12	—	—	—	ADCMPCR	A/D Compare Function Control Register	0x090	16	R/W	0x0000	0xFFFF
ADC12	_	_	_	ADCMPANSER	A/D Compare Function Window A Extended Input Select Register	0x092	8	R/W	0x00	0xFF
ADC12	_	_	_	ADCMPLER	A/D Compare Function Window A Extended Input Comparison Condition Setting Register	0x093	8	R/W	0x00	0xFF
ADC12	—		_	ADCMPANSR0	A/D Compare Function Window A Channel Select Register 0	0x094	16	R/W	0x0000	0xFFFF
ADC12	_	—	—	ADCMPANSR1	A/D Compare Function Window A Channel Select Register 1	0x096	16	R/W	0x0000	0xFFFF
ADC12	-	_	_	ADCMPLR0	A/D Compare Function Window A Comparison Condition Setting Register 0	0x098	16	R/W	0x0000	0xFFFF



Table 3.4Register description (9 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
ADC12	-	—	_	ADCMPLR1	A/D Compare Function Window A Comparison Condition Setting Register 1	0x09A	16	R/W	0x0000	0xFFFF
ADC12	2	0x2	0-1	ADCMPDR%s	A/D Compare Function Window A Lower- Side/Upper-Side Level Setting Register	0x09C	16	R/W	0x0000	0xFFFF
ADC12	-	-	-	ADCMPSR0	A/D Compare Function Window A Channel Status Register 0	0x0A0	16	R/W	0x0000	0xFFFF
ADC12	-	-	-	ADCMPSR1	A/D Compare Function Window A Channel Status Register1	0x0A2	16	R/W	0x0000	0xFFFF
ADC12	-	-	-	ADCMPSER	A/D Compare Function Window A Extended Input Channel Status Register	0x0A4	8	R/W	0x00	0xFF
ADC12	-	-	-	ADCMPBNSR	A/D Compare Function Window B Channel Select Register	0x0A6	8	R/W	0x00	0xFF
ADC12	-	-	-	ADWINLLB	A/D Compare Function Window B Lower- Side/Upper-Side Level Setting Register	0x0A8	16	R/W	0x0000	0xFFFF
ADC12	-	-	-	ADWINULB	A/D Compare Function Window B Lower- Side/Upper-Side Level Setting Register	0x0AA	16	R/W	0x0000	0xFFFF
ADC12	-	-	-	ADCMPBSR	A/D Compare Function Window B Status Register	0x0AC	8	R/W	0x00	0xFF
ADC12	-	-	_	ADSSTRL	A/D Sampling State Register	0x0DD	8	R/W	0x0D	0xFF
ADC12	_	_	_	ADSSTRT	A/D Sampling State Register	0x0DE	8	R/W	0x0D	0xFF
ADC12	_	_	_	ADSSTRO	A/D Sampling State Register	0x0DF	8	R/W	0x0D	0xFF
ADC12	15	0x1	0-14	ADSSTR%s	A/D Sampling State Register	0x0E0	8	R/W	0x0D	0xFF
DAC12	<u> </u>		<u> </u>	DADR0	D/A Data Register 0	0x00	16	R/W	0x0000	0xFFFF
DAC12	_		<u> </u>	DACR	D/A Control Register	0x04	8	R/W	0x1F	0xFF
DAC12	<u> </u>	<u> </u>	<u> </u>	DADPR	DADR0 Format Select Register	0x05	8	R/W	0x00	0xFF
DAC12	-	-	-	DAADSCR	D/A A/D Synchronous Start Control Register	0x06	8	R/W	0x00	0xFF
DAC12	_		<u> </u>	DAVREFCR	D/A VREF Control Register	0x07	8	R/W	0x00	0xFF
SCI0	-	-	-	SMR	Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	0x00	8	R/W	0x00	0xFF
SCI0	-	-	-	SMR_SMCI	Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x00	8	R/W	0x00	0xFF
SCI0	_		_	BRR	Bit Rate Register	0x01	8	R/W	0xFF	0xFF
SCI0	-	-	-	SCR	Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	0x02	8	R/W	0x00	0xFF
SCI0	-	-	-	SCR_SMCI	Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x02	8	R/W	0x00	0xFF
SCI0	-	-	-	TDR	Transmit Data Register	0x03	8	R/W	0xFF	0xFF
SCI0	-	-	-	SSR	Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 0)	0x04	8	R/W	0x84	0xFF
SCI0	-	-	-	SSR_FIFO	Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 1)	0x04	8	R/W	0x80	0xFD
SCI0	-	-	-	SSR_SMCI	Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x04	8	R/W	0x84	0xFF
SCI0	—	_	_	RDR	Receive Data Register	0x05	8	R/W	0x00	0xFF
SCI0	-	-	-	SCMR	Smart Card Mode Register	0x06	8	R/W	0xF2	0xFF
SCI0	_	_	_	SEMR	Serial Extended Mode Register	0x07	8	R/W	0x00	0xFF
SCI0	_		<u> </u>	SNFR	Noise Filter Setting Register	0x08	8	R/W	0x00	0xFF
SCI0	_	_	_	SIMR1	IIC Mode Register 1	0x09	8	R/W	0x00	0xFF
SCI0	_		_	SIMR2	IIC Mode Register 2	0x0A	8	R/W	0x00	0xFF
SCI0	<u> </u>		1	SIMR3	IIC Mode Register 3	0x0B	8	R/W	0x00	0xFF
SCI0	_			SISR	IIC Status Register	0x0C	8	R	0x00	0xCB



Table 3.4Register description (10 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
SCI0	—	—	-	SPMR	SPI Mode Register	0x0D	8	R/W	0x00	0xFF
SCI0	—	—	—	TDRHL	Transmit Data Register	0x0E	16	R/W	0xFFFF	0xFFFF
SCI0	-	-	-	FRDRHL	Receive FIFO Data Register	0x10	16	R	0x0000	0xFFFF
SCI0	—	—	—	FTDRHL	Transmit FIFO Data Register	0x0E	16	w	0xFFFF	0xFFFF
SCI0	—	—	_	RDRHL	Receive Data Register	0x10	16	R	0x0000	0xFFFF
SCI0	-	—	—	FRDRH	Receive FIFO Data Register	0x10	8	R	0x00	0xFF
SCI0	—	—	—	FTDRH	Transmit FIFO Data Register	0x0E	8	w	0xFF	0xFF
SCI0	—	—	—	FRDRL	Receive FIFO Data Register	0x11	8	R	0x00	0xFF
SCI0	-	-	-	FTDRL	Transmit FIFO Data Register	0x0F	8	w	0xFF	0xFF
SCI0	-	—	-	MDDR	Modulation Duty Register	0x12	8	R/W	0xFF	0xFF
SCI0	—	—	—	DCCR	Data Compare Match Control Register	0x13	8	R/W	0x40	0xFF
SCI0	-	-	-	FCR	FIFO Control Register	0x14	16	R/W	0xF800	0xFFFF
SCI0	—	—	—	FDR	FIFO Data Count Register	0x16	16	R	0x0000	0xFFFF
SCI0	—	—	_	LSR	Line Status Register	0x18	16	R	0x0000	0xFFFF
SCI0	-	—	_	CDR	Compare Match Data Register	0x1A	16	R/W	0x0000	0xFFFF
SCI0	—	—	—	SPTR	Serial Port Register	0x1C	8	R/W	0x03	0xFF
SCI1-3,9	-	-	-	SMR	Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	0x00	8	R/W	0x00	0xFF
SCI1-3,9	_	—	—	SMR_SMCI	Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x00	8	R/W	0x00	0xFF
SCI1-3,9	—	—	—	BRR	Bit Rate Register	0x01	8	R/W	0xFF	0xFF
SCI1-3,9	—	—	—	SCR	Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)	0x02	8	R/W	0x00	0xFF
SCI1-3,9	—	—	—	SCR_SMCI	Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x02	8	R/W	0x00	0xFF
SCI1-3,9	—	—	-	TDR	Transmit Data Register	0x03	8	R/W	0xFF	0xFF
SCI1-3,9	_	_	_	SSR	Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0 and FCR.FM = 0)	0x04	8	R/W	0x84	0xFF
SCI1-3,9	-	—	_	SSR_SMCI	Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1)	0x04	8	R/W	0x84	0xFF
SCI1-3,9	—	—	_	RDR	Receive Data Register	0x05	8	R/W	0x00	0xFF
SCI1-3,9	-	—	—	SCMR	Smart Card Mode Register	0x06	8	R/W	0xF2	0xFF
SCI1-3,9	-	-	_	SEMR	Serial Extended Mode Register	0x07	8	R/W	0x00	0xFF
SCI1-3,9	-	-	-	SNFR	Noise Filter Setting Register	0x08	8	R/W	0x00	0xFF
SCI1-3,9	-	-	-	SIMR1	IIC Mode Register 1	0x09	8	R/W	0x00	0xFF
SCI1-3,9	—	—	_	SIMR2	IIC Mode Register 2	0x0A	8	R/W	0x00	0xFF
SCI1-3,9	—	—	—	SIMR3	IIC Mode Register 3	0x0B	8	R/W	0x00	0xFF
SCI1-3,9	—	—	—	SISR	IIC Status Register	0x0C	8	R	0x00	0xCB
SCI1-3,9	-	-	-	SPMR	SPI Mode Register	0x0D	8	R/W	0x00	0xFF
SCI1-3,9	-	-	-	TDRHL	Transmit Data Register	0x0E	16	R/W	0xFFFF	0xFFFF
SCI1-3,9	—	—	—	RDRHL	Receive Data Register	0x10	16	R	0x0000	0xFFFF
SCI1-3,9	_	—	-	MDDR	Modulation Duty Register	0x12	8	R/W	0xFF	0xFF
SCI1-3,9	_	—		DCCR	Data Compare Match Control Register	0x13	8	R/W	0x40	0xFF
SCI1-3,9	-	—	-	CDR	Compare Match Data Register	0x1A	16	R/W	0x0000	0xFFFF
SCI1-3,9	_	_		SPTR	Serial Port Register	0x1C	8	R/W	0x03	0xFF
SPI0-1	_		_	SPCR	SPI Control Register	0x00	8	R/W	0x00	0xFF
SPI0-1	_	_		SSLP	SPI Slave Select Polarity Register	0x01	8	R/W	0x00	0xFF



Table 3.4Register description (11 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
SPI0-1	-	—	-	SPPCR	SPI Pin Control Register	0x02	8	R/W	0x00	0xFF
SPI0-1	-	-	_	SPSR	SPI Status Register	0x03	8	R/W	0x20	0xFF
SPI0-1	_	—	_	SPDR	SPI Data Register	0x04	32	R/W	0x00000000	0xFFFFFFFF
SPI0-1	-	_	-	SPDR_HA	SPI Data Register	0x04	16	R/W	0x0000	0xFFFF
SPI0-1	—	—	_	SPBR	SPI Bit Rate Register	0x0A	8	R/W	0xFF	0xFF
SPI0-1	-	—	—	SPDCR	SPI Data Control Register	0x0B	8	R/W	0x00	0xFF
SPI0-1	-	—	_	SPCKD	SPI Clock Delay Register	0x0C	8	R/W	0x00	0xFF
SPI0-1	—	—	—	SSLND	SPI Slave Select Negation Delay Register	0x0D	8	R/W	0x00	0xFF
SPI0-1	—	—	—	SPND	SPI Next-Access Delay Register	0x0E	8	R/W	0x00	0xFF
SPI0-1	-	—	_	SPCR2	SPI Control Register 2	0x0F	8	R/W	0x00	0xFF
SPI0-1	—	—	—	SPCMD0	SPI Command Register 0	0x10	16	R/W	0x070D	0xFFFF
CRC	—	—	—	CRCCR0	CRC Control Register 0	0x00	8	R/W	0x00	0xFF
CRC	—	—	—	CRCCR1	CRC Control Register 1	0x01	8	R/W	0x00	0xFF
CRC	-	—	—	CRCDIR	CRC Data Input Register	0x04	32	R/W	0x00000000	0xFFFFFFFF
CRC	—	—	—	CRCDIR_BY	CRC Data Input Register	0x04	8	R/W	0x00	0xFF
CRC	-	-	-	CRCDOR	CRC Data Output Register	0x08	32	R/W	0x00000000	0xFFFFFFFF
CRC	-	-	-	CRCDOR_HA	CRC Data Output Register	0x08	16	R/W	0x0000	0xFFFF
CRC	-	—	—	CRCDOR_BY	CRC Data Output Register	0x08	8	R/W	0x00	0xFF
CRC	—	—	—	CRCSAR	Snoop Address Register	0x0C	16	R/W	0x0000	0xFFFF
GPT320-3	-	-	-	GTWP	General PWM Timer Write-Protection Register	0x00	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	_	-	GTSTR	General PWM Timer Software Start Register	0x04	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	_	_	GTSTP	General PWM Timer Software Stop Register	0x08	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	_	_	GTCLR	General PWM Timer Software Clear Register	0x0C	32	w	0x00000000	0xFFFFFFFF
GPT320-3	-	—	_	GTSSR	General PWM Timer Start Source Select Register	0x10	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	—	_	GTPSR	General PWM Timer Stop Source Select Register	0x14	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	_	_	GTCSR	General PWM Timer Clear Source Select Register	0x18	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	-	_	GTUPSR	General PWM Timer Up Count Source Select Register	0x1C	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	—	—	—	GTDNSR	General PWM Timer Down Count Source Select Register	0x20	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	_	_	—	GTICASR	General PWM Timer Input Capture Source Select Register A	0x24	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	_	_	GTICBSR	General PWM Timer Input Capture Source Select Register B	0x28	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	—	-	—	GTCR	General PWM Timer Control Register	0x2C	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	_	_	_	GTUDDTYC	General PWM Timer Count Direction and Duty Setting Register	0x30	32	R/W	0x00000001	0xFFFFFFFF
GPT320-3	-	-	-	GTIOR	General PWM Timer I/O Control Register	0x34	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	_	_	_	GTINTAD	General PWM Timer Interrupt Output Setting Register	0x38	32	R/W	0x0000000	0xFFFFFFFF
GPT320-3	-	-	_	GTST	General PWM Timer Status Register	0x3C	32	R/W	0x00008000	0xFFFFFFFF
GPT320-3	-	-	-	GTBER	General PWM Timer Buffer Enable Register	0x40	32	R/W	0x00000000	0xFFFFFFFF
GPT320-3	-	_	-	GTCNT	General PWM Timer Counter	0x48	32	R/W	0x00000000	0xFFFFFFFF



Table 3.4Register description (12 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
GPT320-3	-	-	-	GTCCRA	General PWM Timer Compare Capture Register A	0x4C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTCCRB	General PWM Timer Compare Capture Register B	0x50	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTCCRC	General PWM Timer Compare Capture Register C	0x54	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTCCRE	General PWM Timer Compare Capture Register E	0x58	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTCCRD	General PWM Timer Compare Capture Register D	0x5C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTCCRF	General PWM Timer Compare Capture Register F	0x60	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTPR	General PWM Timer Cycle Setting Register	0x64	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTPBR	General PWM Timer Cycle Setting Buffer Register	0x68	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT320-3	-	-	-	GTDTCR	General PWM Timer Dead Time Control Register	0x88	32	R/W	0x0000000	0xFFFFFFFF
GPT320-3	-	-	-	GTDVU	General PWM Timer Dead Time Value Register U	0x8C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTWP	General PWM Timer Write-Protection Register	0x00	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTSTR	General PWM Timer Software Start Register	0x04	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTSTP	General PWM Timer Software Stop Register	0x08	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTCLR	General PWM Timer Software Clear Register	0x0C	32	w	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTSSR	General PWM Timer Start Source Select Register	0x10	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTPSR	General PWM Timer Stop Source Select Register	0x14	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTCSR	General PWM Timer Clear Source Select Register	0x18	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTUPSR	General PWM Timer Up Count Source Select Register	0x1C	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTDNSR	General PWM Timer Down Count Source Select Register	0x20	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTICASR	General PWM Timer Input Capture Source Select Register A	0x24	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTICBSR	General PWM Timer Input Capture Source Select Register B	0x28	32	R/W	0x00000000	0xFFFFFFFF
GPT164-9	-	-	_	GTCR	General PWM Timer Control Register	0x2C	32	R/W	0x00000000	0xFFFFFFFF
GPT164-9	-	-	-	GTUDDTYC	General PWM Timer Count Direction and Duty Setting Register	0x30	32	R/W	0x00000001	0xFFFFFFFF
GPT164-9	-	-	-	GTIOR	General PWM Timer I/O Control Register	0x34	32	R/W	0x00000000	0xFFFFFFFF
GPT164-9	-	-	-	GTINTAD	General PWM Timer Interrupt Output Setting Register	0x38	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	_	GTST	General PWM Timer Status Register	0x3C	32	R/W	0x00008000	0xFFFFFFFF
GPT164-9	-	-	-	GTBER	General PWM Timer Buffer Enable Register	0x40	32	R/W	0x0000000	0xFFFFFFFF
GPT164-9	-	-	-	GTCNT	General PWM Timer Counter	0x48	32	R/W	0x00000000	0xFFFFFFFF
GPT164-9	-	-	-	GTCCRA	General PWM Timer Compare Capture Register A	0x4C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTCCRB	General PWM Timer Compare Capture Register B	0x50	32	R/W	0xFFFFFFFF	0xFFFFFFFF



Table 3.4Register description (13 of 15)

Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
GPT164-9	-	-	-	GTCCRC	General PWM Timer Compare Capture Register C	0x54	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTCCRE	General PWM Timer Compare Capture Register E	0x58	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTCCRD	General PWM Timer Compare Capture Register D	0x5C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTCCRF	General PWM Timer Compare Capture Register F	0x60	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTPR	General PWM Timer Cycle Setting Register	0x64	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	-	GTPBR	General PWM Timer Cycle Setting Buffer Register	0x68	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT164-9	-	-	_	GTDTCR	General PWM Timer Dead Time Control Register	0x88	32	R/W	0x00000000	0xFFFFFFFF
GPT164-9	-	-	—	GTDVU	General PWM Timer Dead Time Value Register U	0x8C	32	R/W	0xFFFFFFFF	0xFFFFFFFF
GPT_OPS	-	-	-	OPSCR	Output Phase Switching Control Register	0x00	32	R/W	0x00000000	0xFFFFFFFF
KINT	—	-	_	KRCTL	Key Return Control Register	0x00	8	R/W	0x00	0xFF
KINT	—	-	_	KRF	Key Return Flag Register	0x04	8	R/W	0x00	0xFF
KINT	—	_	_	KRM	Key Return Mode Register	0x08	8	R/W	0x00	0xFF
CTSU	—	_	_	CTSUCRA	CTSU Control Register A	0x00	32	R/W	0x00000000	0xFFFFFFFF
CTSU	_	-	_	CTSUCRAL	CTSU Control Register A	0x00	16	R/W	0x0000	0xFFFF
CTSU	_	_	_	CTSUCR0	CTSU Control Register A	0x00	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCR1	CTSU Control Register A	0x01	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCR2	CTSU Control Register A	0x02	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCR3	CTSU Control Register A	0x03	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCRB	CTSU Control Register B	0x04	32	R/W	0x00000000	0xFFFFFFFF
CTSU	_	_	_	CTSUCRBL	CTSU Control Register B	0x04	16	R/W	0x0000	0xFFFF
CTSU	_	_	_	CTSUSDPRS	CTSU Control Register B	0x04	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUSST	CTSU Control Register B	0x05	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCRBH	CTSU Control Register B	0x06	16	R/W	0x0000	0xFFFF
CTSU	_	_	_	CTSUDCLKC	CTSU Control Register B	0x07	8	R/W	0x00	0xFF
CTSU	_	_	_	СТЅИМСН	CTSU Measurement Channel Register	0x08	32	R/W	0x00003F3F	0xFFFFFFFF
CTSU	_	_	_	CTSUMCHL	CTSU Measurement Channel Register	0x08	16	R/W	0x0000	0xFFFF
CTSU	_	_	_	CTSUMCH0	CTSU Measurement Channel Register	0x08	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUMCH1	CTSU Measurement Channel Register	0x09	8	R/W	0x00	0xFF
CTSU	_	_	_	СТЅИМСНН	CTSU Measurement Channel Register	0x0A	16	R/W	0x3F3F	0xFFFF
CTSU	_	_	_	CTSUMFAF	CTSU Measurement Channel Register	0x0A	8	R/W	0x3F	0xFF
CTSU	_	_	_	CTSUCHACA	CTSU Channel Enable Control Register A	0x0C	32	R/W	0x00000000	0xFFFFFFFF
CTSU	_	_	_	CTSUCHACAL	CTSU Channel Enable Control Register A	0x0C	16	R/W	0x0000	0xFFFF
CTSU	_	_	_	CTSUCHAC0	CTSU Channel Enable Control Register A	0x0C	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCHAC1	CTSU Channel Enable Control Register A	0x0D	8	R/W	0x00	0xFF
CTSU	_	_	_	CTSUCHACAH	CTSU Channel Enable Control Register A	0x0E	16	R/W	0x0000	0xFFFF
CTSU	_		_	CTSUCHAC2	CTSU Channel Enable Control Register A	0x0F	8	R/W	0x00	0xFF
CTSU	<u> </u>	_			CTSU Channel Enable Control Register A	0x0E	8	R/W	0x00	
CTSU	<u> </u>	_			CTSU Channel Enable Control Register P	0x10	32	R/M	0x0000000	
СТЯЦ	<u> </u>	<u> </u>			CTSII Channel Enable Control Register P	0×10	16	R/M	0x0000	
CTSU		<u> </u>	<u> </u>		CTSU Channel Enable Control Posister P	0x10	8	R/M	0x00	
0100	1	1 -	1				0		0,00	UNET



Table 3.4Register description (14 of 15)

CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x14 32 RVM 0x0000000 0xFFFFFFF CTSU CTSUCHTECA CTSUCHTECA CTSUCHTECA CTSU Channel Transmikeosive Control 0x14 16 RVM 0x0000 0xFFFF CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x14 9 RVM 0x000 0xFFFF CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x16 16 RVM 0x000 0xFFFF CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x16 8 RVM 0x000 0xFFFF CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x16 8 RVM 0x0000 0xFFFFF CTSU CTSUCHTECA CTSU Channel Transmikeosive Control 0x16 8 RVM 0x0000 0xFFFFF CTSU CTSUCHTECA CTSU Channel Transmike	Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
CISU CISUCHTRCA CISUCHTRCA CISUCHTRCA CISUCATACA	CTSU	-	-	-	CTSUCHTRCA	CTSU Channel Transmit/Receive Control Register A	0x14	32	R/W	0x00000000	0xFFFFFFFF
CTSU CTSUCHTRC0 C	CTSU	-	-	-	CTSUCHTRCAL	CTSU Channel Transmit/Receive Control Register A	0x14	16	R/W	0x0000	0xFFFF
CTSU CTSUCHTRC1 CTSUCHTRC1 Register A CTSU Comment Transmit/Receive Control Register A CTSU Data 8 RW Data Description CTSU CTSUCHTRCA CTSU CTSUCHTRC3 CTSU Channel Transmit/Receive Control Register A CTSU Channel Transmit/Receive Control Register A Data 8 RW Data Da	CTSU	-	-	-	CTSUCHTRC0	CTSU Channel Transmit/Receive Control Register A	0x14	8	R/W	0x00	0xFF
CTSU - - CTSUCHTRCAH CTSU Channel Transmit/Receive Control Register A 0x16 16 RW 0x0000 0xFFFF CTSU - - CTSUCHTRC2 CTSUChannel Transmit/Receive Control Register A 0x16 8 RW 0x00 0xFFFF CTSU - - CTSUCHTRC3 CTSUCHannel Transmit/Receive Control Register A 0x17 8 RW 0x000 0xFFFFFF CTSU - - CTSUCHTRC3 CTSUCHannel Transmit/Receive Control Register B 0x18 32 RW 0x000000 0xFFFFFF CTSU - - - CTSUCHTRC4 CTSU Channel Transmit/Receive Control Register B 0x18 8 RW 0x00000 0xFFFF CTSU - - CTSUCHTRC4 CTSU Channel Transmit/Receive Control Register 0x16 8 RW 0x000 0xFFFF CTSU - - CTSUSRER CTSUSRER CTSU Channel Transmit/Receive Control Register 0x16 8 RW 0x000 0xFFFF CTSU <td>CTSU</td> <td>-</td> <td>-</td> <td>-</td> <td>CTSUCHTRC1</td> <td>CTSU Channel Transmit/Receive Control Register A</td> <td>0x15</td> <td>8</td> <td>R/W</td> <td>0x00</td> <td>0xFF</td>	CTSU	-	-	-	CTSUCHTRC1	CTSU Channel Transmit/Receive Control Register A	0x15	8	R/W	0x00	0xFF
CTSU CTSUCHTRC2 CTSU Channel Transmit/Receive Control 0x16 8 RW 0x00 0xFFF CTSU CTSUCHTRC3 CTSUChannel Transmit/Receive Control 0x17 8 RW 0x00 0xFFFF CTSU CTSUCHTRC3 CTSUChannel Transmit/Receive Control 0x18 32 RW 0x000000 0xFFFFFFF CTSU CTSUCHTRC8 CTSUChannel Transmit/Receive Control 0x18 16 RW 0x00000 0xFFFFFFF CTSU CTSUCHTRC8 CTSU Channel Transmit/Receive Control 0x18 8 RW 0x0000 0xFFFF CTSU CTSUCHTRC8 CTSU Status Register 0x1C 16 RW 0x0000 0xFFFF CTSU CTSUSR CTSU Status Register 0x1C 16 RW 0x000 0xFFF CTSU CTSUSR CTSU Status Register 0x1C 16 RW 0x000 0xFFFF CTSU CTSUSR CTSU Status Register 0x1E 16 RW 0x0000 0xFFFFF CTSU -	CTSU	-	-	-	CTSUCHTRCAH	CTSU Channel Transmit/Receive Control Register A	0x16	16	R/W	0x0000	0xFFFF
CTSU CTSUCHTRCS CTSUChannel Transmit/Receive Control 0x17 8. RW 0x00 0xFFFFFFF CTSU CTSUCHTRCB CTSUChannel Transmit/Receive Control 0x18 12 RW 0x000000 0xFFFFFFF CTSU CTSUCHTRCB CTSUChannel Transmit/Receive Control 0x18 18 RW 0x00000 0xFFFFFF CTSU CTSUCHTRCB CTSUChannel Transmit/Receive Control 0x18 8 RW 0x00000 0xFFFFFF CTSU CTSUCHTRCB CTSUChannel Transmit/Receive Control 0x18 8 RW 0x000 0xFFFFFF CTSU CTSUSRU CTSUSUABL CTSUSUABL 0x1C 16 RW 0x000 0xFFFFFF CTSU CTSUSRU CTSUSABL CTSUSABL CTSUSABL 0x11 8 RW 0x000 0xFFFF CTSU CTSUSRU CTSUSABL CTSUSABL <td>CTSU</td> <td>-</td> <td>-</td> <td>_</td> <td>CTSUCHTRC2</td> <td>CTSU Channel Transmit/Receive Control Register A</td> <td>0x16</td> <td>8</td> <td>R/W</td> <td>0x00</td> <td>0xFF</td>	CTSU	-	-	_	CTSUCHTRC2	CTSU Channel Transmit/Receive Control Register A	0x16	8	R/W	0x00	0xFF
CTSU CTSUCHTRCB CTSU Channel Transmit/Receive Control 0x18 32 RW 0x0000000 0xFFFFFFFF CTSU CTSUCHTRCB CTSU Channel Transmit/Receive Control 0x18 8 RW 0x0000 0xFFFFFFF CTSU CTSUCHTRC4 CTSU Channel Transmit/Receive Control 0x18 8 RW 0x000 0xFFFFFFF CTSU CTSUSRL CTSU Status Register 0x1C 32 RW 0x000 0xFFFFFFF CTSU CTSUSRL CTSU Status Register 0x1C 16 RW 0x000 0xFFFFFFF CTSU CTSUSRL CTSU Status Register 0x1C 8 RW 0x000 0xFFFFFFF CTSU CTSUSRL CTSU Status Register 0x1C 8 RW 0x00000 0xFFFFFF CTSU CTSUSRL CTSU Status Register 0x1E 6 RW	CTSU	-	-	_	CTSUCHTRC3	CTSU Channel Transmit/Receive Control Register A	0x17	8	R/W	0x00	0xFF
CTSUCTSUCHTRCBLCTSUCHARCBL <td>CTSU</td> <td>-</td> <td>-</td> <td>-</td> <td>CTSUCHTRCB</td> <td>CTSU Channel Transmit/Receive Control Register B</td> <td>0x18</td> <td>32</td> <td>R/W</td> <td>0x00000000</td> <td>0xFFFFFFFF</td>	CTSU	-	-	-	CTSUCHTRCB	CTSU Channel Transmit/Receive Control Register B	0x18	32	R/W	0x00000000	0xFFFFFFFF
CTSU - - CTSUCHTRC4 CTSU Channel Transmit/Receive Control 0x18 8 RW 0x00 0xFFF CTSU - - - CTSUSR CTSU Status Register 0x1C 32 RW 0x0000000 0xFFFFFFF CTSU - - CTSUSRL CTSU Status Register 0x1C 16 RW 0x000 0xFFFF CTSU - - CTSUSRL CTSU Status Register 0x1C 8 RW 0x00 0xFFF CTSU - - - CTSUSRL CTSU Status Register 0x1E 16 RW 0x000 0xFFF CTSU - - - CTSUSRPC CTSU Status Register 0x1E 16 RW 0x000 0xFFFF CTSU - - CTSUSCO CTSU Sensor Offset Register 0x22 16 RW 0x0000 0xFFFFF CTSU - - CTSUSCNT CTSU Sensor Counter Register 0x24 18 R	CTSU	-	-	-	CTSUCHTRCBL	CTSU Channel Transmit/Receive Control Register B	0x18	16	R/W	0x0000	0xFFFF
CTSU CTSUSR CTSU Status Register 0x1C 32 RW 0x000000 0xFFFFFFF CTSU CTSUSRL CTSU Status Register 0x1C 16 RW 0x0000 0xFFFFF CTSU CTSUSR0 CTSU Status Register 0x1C 8 RW 0x00 0xFFF CTSU CTSUSR1 CTSU Status Register 0x1E 8 RW 0x000 0xFFF CTSU CTSUSR1 CTSU Status Register 0x1E 8 RW 0x000 0xFFF CTSU CTSUSR2 CTSU Status Register 0x1E 8 RW 0x00000 0xFFFF CTSU CTSUSR2 CTSU Status Register 0x22 16 RW 0x0000 0xFFFFF CTSU CTSUSO1 CTSU Sensor Offset Register 0x22 16 RW 0x00000 0xFFFFF <tr< td=""><td>CTSU</td><td>-</td><td>-</td><td>_</td><td>CTSUCHTRC4</td><td>CTSU Channel Transmit/Receive Control Register B</td><td>0x18</td><td>8</td><td>R/W</td><td>0x00</td><td>0xFF</td></tr<>	CTSU	-	-	_	CTSUCHTRC4	CTSU Channel Transmit/Receive Control Register B	0x18	8	R/W	0x00	0xFF
CTSU - - CTSUSRL CTSU Status Register 0x1C 16 RW 0x0000 0xFFFF CTSU - - - CTSUSR0 CTSU Status Register 0x1C 8 RW 0x00 0xFF CTSU - - - CTSUST CTSU Status Register 0x1D 8 RW 0x00 0xFFF CTSU - - - CTSUSRH CTSU Status Register 0x1E 8 RW 0x00 0xFFFF CTSU - - - CTSUSCO CTSU Status Register 0x1E 8 RW 0x000 0xFFFF CTSU - - - CTSUSCO CTSU Sensor Offset Register 0x22 16 RW 0x00000 0xFFFFF CTSU - - - CTSUSCONT CTSU Sensor Offset Register 0x24 16 R 0x00000 0xFFFFF CTSU - - - CTSUSCANT CTSU Sensor Outler Register	CTSU	-	-	_	CTSUSR	CTSU Status Register	0x1C	32	R/W	0x0000000	0xFFFFFFFF
CTSU - - CTSUSR0 CTSU Status Register 0x1C 8 R/W 0x00 0xFF CTSU - - CTSUST CTSU Status Register 0x1D 8 R/W 0x00 0xFF CTSU - - CTSUSRH CTSU Status Register 0x1E 16 R/W 0x0000 0xFFFF CTSU - - - CTSUSR2 CTSU Status Register 0x1E 8 R/W 0x00000 0xFFFF CTSU - - - CTSUSO0 CTSU Sensor Offset Register 0x20 16 R/W 0x0000 0xFFFF CTSU - - CTSUSO1 CTSU Sensor Offset Register 0x22 16 R/W 0x0000 0xFFFFF CTSU - - CTSUSCNT CTSU Sensor Counter Register 0x24 16 R 0x0000 0xFFFFFF CTSU - - CTSUCALIB CTSU Calibration Register 0x28 16 R/W 0x0000 </td <td>CTSU</td> <td>_</td> <td>-</td> <td>_</td> <td>CTSUSRL</td> <td>CTSU Status Register</td> <td>0x1C</td> <td>16</td> <td>R/W</td> <td>0x0000</td> <td>0xFFFF</td>	CTSU	_	-	_	CTSUSRL	CTSU Status Register	0x1C	16	R/W	0x0000	0xFFFF
CTSU - - CTSUST CTSU Status Register 0x1D 8 R/W 0x00 0xFFF CTSU - - CTSUSRH CTSU Status Register 0x1E 16 R/W 0x000 0xFFFF CTSU - - CTSUSR2 CTSU Status Register 0x1E 8 R/W 0x000 0xFFFF CTSU - - CTSUSO CTSU Status Register 0x20 32 R/W 0x0000 0xFFFFF CTSU - - CTSUSO0 CTSU Status Register 0x20 16 R/W 0x0000 0xFFFFF CTSU - - CTSUSO1 CTSU Status Register 0x22 16 R/W 0x0000 0xFFFFFF CTSU - - CTSUSCNT CTSU Status Register 0x24 32 R 0x00000 0xFFFFFF CTSU - - CTSUSCLALIB CTSU Scatus Register 0x24 16 R 0x000000 0xFFFFFFF	CTSU	—	_	-	CTSUSR0	CTSU Status Register	0x1C	8	R/W	0x00	0xFF
CTSU - - CTSUSRH CTSU Status Register 0x1E 16 R/W 0x000 0xFFF CTSU - - CTSUSR2 CTSU Status Register 0x1E 8 R/W 0x000 0xFFFF CTSU - - CTSUSO CTSU Sensor Offset Register 0x20 32 R/W 0x0000 0xFFFFFFF CTSU - - CTSUSO0 CTSU Sensor Offset Register 0x20 16 R/W 0x0000 0xFFFFF CTSU - - CTSUSON CTSU Sensor Offset Register 0x22 16 R/W 0x0000 0xFFFFF CTSU - - CTSUSCNT CTSU Sensor Counter Register 0x24 32 R 0x000000 0xFFFFFFF CTSU - - CTSUSALIB CTSU Callbration Register 0x24 16 R 0x00000 0xFFFFFFF CTSU - - CTSUCALIB CTSU Callbration Register 0x26 32 R/W 0x00000	CTSU	_	_	-	CTSUST	CTSU Status Register	0x1D	8	R/W	0x00	0xFF
CTSU - - CTSUSR2 CTSUStatus Register 0x1E 8 R/W 0x00 0xFF CTSU - - - CTSUSO CTSU Sensor Offset Register 0x20 32 R/W 0x000000 0xFFFFFFFF CTSU - - - CTSUSO0 CTSU Sensor Offset Register 0x20 16 R/W 0x00000 0xFFFF CTSU - - - CTSUSO1 CTSU Sensor Offset Register 0x22 16 R/W 0x00000 0xFFFFF CTSU - - - CTSUSCNT CTSU Sensor Counter Register 0x24 32 R 0x000000 0xFFFFF CTSU - - - CTSUSCALIB CTSU Sensor Counter Register 0x24 16 R 0x000000 0xFFFFF CTSU - - - CTSUSCALIB CTSU Calibration Register 0x24 16 R/W 0x00000 0xFFFF CTSU - - - CTSUS	CTSU	_	_	-	CTSUSRH	CTSU Status Register	0x1E	16	R/W	0x0000	0xFFFF
CTSU - - CTSUSO CTSU Sensor Offset Register 0x20 32 R/W 0x0000000 0xFFFFFFF CTSU - - CTSUSO0 CTSU Sensor Offset Register 0x20 16 R/W 0x0000 0xFFFFF CTSU - - CTSUSO1 CTSU Sensor Offset Register 0x22 16 R/W 0x000000 0xFFFF CTSU - - CTSUSCNT CTSU Sensor Counter Register 0x24 32 R 0x0000000 0xFFFFF CTSU - - CTSUSCNT CTSU Sensor Counter Register 0x24 16 R 0x00000 0xFFFFFF CTSU - - CTSUCALIB CTSU Calibration Register 0x28 32 R/W 0x00000 0xFFFFFF CTSU - - CTSUDBGR0 CTSU Calibration Register 0x24 16 R/W 0x00000 0xFFFF CTSU - - CTSUDBGR1 CTSU Calibration Register 0x22 16 R/W 0x00000 0xFFFF CTSU - - CTSUSUCLK0	CTSU	_	_	_	CTSUSR2	CTSU Status Register	0x1E	8	R/W	0x00	0xFF
CTSUCTSUSO0CTSU Sensor Offset Register0x2016R/W0x00000xFFFFCTSUCTSUSO1CTSU Sensor Offset Register0x2216R/W0x00000xFFFFCTSUCTSUSCNTCTSU Sensor Counter Register0x2432R0x00000000xFFFFFFFFCTSUCTSUSCCCTSU Sensor Counter Register0x2416R0x00000xFFFFCTSUCTSUCALIBCTSU Calibration Register0x2832R/W0x000000xFFFFCTSUCTSUDBGR0CTSU Calibration Register0x2816R/W0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2A16R/W0x000000xFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C32R/W0x000000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2216R/W0x00000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3032R/W0x0000000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3032R/W0x000000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x30<	CTSU	_	_	_	CTSUSO	CTSU Sensor Offset Register	0x20	32	R/W	0x00000000	0xFFFFFFFF
CTSUCTSUSO1CTSU Sensor Offset Register0x2216RW0x00000xFFFFCTSUCTSUSCNTCTSU Sensor Counter Register0x2432R0x00000000xFFFFFFFCTSUCTSUSCNTCTSU Sensor Counter Register0x2416R0x000000xFFFFFFFCTSUCTSUCALIBCTSU Calibration Register0x2832RW0x0000000xFFFFFFFCTSUCTSUDBGR0CTSU Calibration Register0x2816RW0x00000xFFFFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2816RW0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2816RW0x00000xFFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2416RW0x00000xFFFFFFCTSUCTSUDBGR1CTSU Sensor Unit Clock Control Register0x2232R/W0x000000xFFFFFCTSUCTSUSUCLK0CTSU Sensor Unit Clock Control Register0x2216R/W0x000000xFFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x0000000xFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register </td <td>CTSU</td> <td>_</td> <td>_</td> <td>_</td> <td>CTSUSO0</td> <td>CTSU Sensor Offset Register</td> <td>0x20</td> <td>16</td> <td>R/W</td> <td>0x0000</td> <td>0xFFFF</td>	CTSU	_	_	_	CTSUSO0	CTSU Sensor Offset Register	0x20	16	R/W	0x0000	0xFFFF
CTSUCTSUSCNTCTSU Sensor Counter Register0x2432R0x00000000xFFFFFFFCTSUCTSUSCCTSU Sensor Counter Register0x2416R0x00000xFFFFCTSUCTSUCALIBCTSU Calibration Register0x2832RW0x00000000xFFFFFFFCTSUCTSUDBGR0CTSU Calibration Register0x2816RW0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2416RW0x0000000xFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2232RW0x0000000xFFFFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2216RW0x000000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032RW0x0000000xFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3032RW0x0000000xFFFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3016RW0x00000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3016RW0x000000xFFFFFCTSUCTSUSUC	CTSU	_	_	_	CTSUSO1	CTSU Sensor Offset Register	0x22	16	R/W	0x0000	0xFFFF
CTSUCTSUSCCTSU Sensor Counter Register0x2416R0x00000xFFFFCTSUCTSUCALIBCTSU Calibration Register0x2832R/W0x00000000xFFFFFFFCTSUCTSUDBGR0CTSU Calibration Register0x2816R/W0x000000xFFFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2816R/W0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2416R/W0x00000xFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2232R/W0x000000xFFFFCTSUCTSUSUCLK0CTSU Sensor Unit Clock Control Register0x2216R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2216R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x000000xFFFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216<	CTSU	_	_	_	CTSUSCNT	CTSU Sensor Counter Register	0x24	32	R	0x00000000	0xFFFFFFFF
CTSUCTSUCALIBCTSU Calibration Register0x2832R/W0x00000000xFFFFFFFCTSUCTSUDBGR0CTSU Calibration Register0x2816R/W0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2A16R/W0x00000xFFFFCTSUCTSUSUCLKACTSU Calibration Register0x2C32R/W0x00000000xFFFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C32R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2E16R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2E16R/W0x000000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x000000xFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3032R/W0x00000xFFFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSU<	CTSU	_	_	_	CTSUSC	CTSU Sensor Counter Register	0x24	16	R	0x0000	0xFFFF
CTSUCTSUDBGR0CTSU Calibration Register0x2816R/W0x00000xFFFFCTSUCTSUDBGR1CTSU Calibration Register0x2A16R/W0x00000xFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C32R/W0x000000xFFFFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C16R/W0x000000xFFFFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2C16R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2E16R/W0x000000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x0000000xFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3032R/W0x000000xFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register <t< td=""><td>CTSU</td><td>_</td><td>_</td><td>_</td><td>CTSUCALIB</td><td>CTSU Calibration Register</td><td>0x28</td><td>32</td><td>R/W</td><td>0x00000000</td><td>0xFFFFFFFF</td></t<>	CTSU	_	_	_	CTSUCALIB	CTSU Calibration Register	0x28	32	R/W	0x00000000	0xFFFFFFFF
CTSUCTSUDBGR1CTSU Calibration Register0x2A16R/W0x00000xFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C32R/W0x00000000xFFFFFFFCTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C16R/W0x00000xFFFFCTSUCTSUSUCLK0CTSU Sensor Unit Clock Control Register0x2E16R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x00000000xFFFFCTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register0x3032R/W0x00000000xFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3016R/W0x000000xFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3432R0x00000000xFFFFFCTSU </td <td>CTSU</td> <td>_</td> <td>_</td> <td>_</td> <td>CTSUDBGR0</td> <td>CTSU Calibration Register</td> <td>0x28</td> <td>16</td> <td>R/W</td> <td>0x0000</td> <td>0xFFFF</td>	CTSU	_	_	_	CTSUDBGR0	CTSU Calibration Register	0x28	16	R/W	0x0000	0xFFFF
CTSUCTSUSUCLKACTSU Sensor Unit Clock Control Register0x2C32RW0x00000000xFFFFFFFCTSUCTSUSUCLK0CTSU Sensor Unit Clock Control Register0x2C16RW0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x2E16RW0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register0x3032R/W0x00000000xFFFFCTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register0x3032R/W0x00000000xFFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3432R0x0000000xFFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3416R0x00000xFFFFCTSUAGTAGT Counter Register0x3016R/W0xFFFF0xFFFFCTSU	CTSU	_	_	_	CTSUDBGR1	CTSU Calibration Register	0x2A	16	R/W	0x0000	0xFFFF
CTSUCTSUSUCLK0CTSU Sensor Unit Clock Control Register A0x2C16R/W0x00000xFFFFCTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register A0x2E16R/W0x00000xFFFFCTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register B0x3032R/W0x0000000xFFFFFFFFCTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register B0x3016R/W0x00000xFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register B0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3216R/W0x00000xFFFFCTSUCTSUCFCCNTCTSU Sensor Unit Clock Control Register B0x3432R0x000000xFFFFFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3432R0x0000000xFFFFFFFFFFCTSUCTSUCFCCNTLCTSU CFC Counter Register0x3416R0x00000xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFF	CTSU	-	-	_	CTSUSUCLKA	CTSU Sensor Unit Clock Control Register A	0x2C	32	R/W	0x00000000	0xFFFFFFFF
CTSUCTSUSUCLK1CTSU Sensor Unit Clock Control Register A0x2E16R/W0x00000xFFFFCTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register B0x3032R/W0x00000000xFFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register B0x3016R/W0x00000xFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register B0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3432R0x00000000xFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3416R0x000000xFFFFFFFCTSUCTSUCFCCNTLCTSU CFC Counter Register0x3416R0x00000xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF	CTSU	-	-	-	CTSUSUCLK0	CTSU Sensor Unit Clock Control Register A	0x2C	16	R/W	0x0000	0xFFFF
CTSUCTSUSUCLKBCTSU Sensor Unit Clock Control Register B0x3032R/W0x00000000xFFFFFFFCTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register B0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3216R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3432R0x000000xFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3432R0x00000000xFFFFFFFFCTSUCTSUCFCCNTLCTSU CFC Counter Register0x3416R0x00000xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFFCTSUAGTAGT Counter Register0x0016R/W0xFFFF0xFFFF	CTSU	-	-	-	CTSUSUCLK1	CTSU Sensor Unit Clock Control Register A	0x2E	16	R/W	0x0000	0xFFFF
CTSUCTSUSUCLK2CTSU Sensor Unit Clock Control Register0x3016R/W0x00000xFFFFCTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register0x3216R/W0x00000xFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3432R0x000000000xFFFFFFFFCTSUCTSUCFCCNTLCTSU CFC Counter Register0x3416R0x00000xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFF1070AGTAGT Counter Register0x0016R/W0xFFFF0xFFFF	CTSU	-	-	_	CTSUSUCLKB	CTSU Sensor Unit Clock Control Register B	0x30	32	R/W	0x00000000	0xFFFFFFFF
CTSUCTSUSUCLK3CTSU Sensor Unit Clock Control Register B0x3216R/W0x00000xFFFFCTSUCTSUCFCCNTCTSU CFC Counter Register0x3432R0x000000000xFFFFFFFCTSUCTSUCFCCNTLCTSU CFC Counter Register0x3416R0x00000xFFFFAGT0-1AGTAGT Counter Register0x0016R/W0xFFFF0xFFFF	CTSU	-	-	_	CTSUSUCLK2	CTSU Sensor Unit Clock Control Register B	0x30	16	R/W	0x0000	0xFFFF
CTSU - - CTSUCFCCNT CTSUCFC Counter Register 0x34 32 R 0x0000000 0xFFFFFFF CTSU - - CTSUCFCCNTL CTSUCFC Counter Register 0x34 16 R 0x0000 0xFFFF AGT0-1 - - AGT AGT Counter Register 0x00 16 R/W 0xFFFF 0xFFFF	CTSU	-	-	-	CTSUSUCLK3	CTSU Sensor Unit Clock Control Register B	0x32	16	R/W	0x0000	0xFFFF
CTSU - - CTSUCFCCNTL CTSU CFC Counter Register 0x34 16 R 0x0000 0xFFFF AGT0-1 - - AGT AGT Counter Register 0x00 16 R/W 0xFFFF 0xFFFF AGT0-1 - - - AGT AGT Counter Register 0x00 16 R/W 0xFFFF 0xFFFF	CTSU	-	-	-	CTSUCFCCNT	CTSU CFC Counter Register	0x34	32	R	0x00000000	0xFFFFFFFF
AGT0-1 — — AGT AGT Counter Register 0x00 16 R/W 0xFFFF 0xFFFF	CTSU	-		_	CTSUCFCCNTL	CTSU CFC Counter Register	0x34	16	R	0x0000	0xFFFF
	AGT0-1	-	-	_	AGT	AGT Counter Register	0x00	16	R/W	0xFFFF	0xFFFF
AGT Compare Match B Register 0x04 16 R/W 0xFFFF 0xFFFF	AGT0-1	-	_	-	AGTCMB	AGT Compare Match B Register	0x04	16	R/W	0xFFFF	0xFFFF
AGT0-1 AGTCMA AGT Compare Match A Register 0x02 16 R/W 0xFFFF 0xFFFF	AGT0-1	-	_	-	AGTCMA	AGT Compare Match A Register	0x02	16	R/W	0xFFFF	0xFFFF
AGT0-1 — — AGTCR AGT Control Register 0x08 8 R/W 0x00 0xFF	AGT0-1	-	-	-	AGTCR	AGT Control Register	0x08	8	R/W	0x00	0xFF


Peripheral name	Dim	Dim inc.	Dim index	Register name	Description	Address offset	Size	R/W	Reset value	Reset mask
AGT0-1	—	—	_	AGTMR1	AGT Mode Register 1	0x09	8	R/W	0x00	0xFF
AGT0-1	-	_	_	AGTMR2	AGT Mode Register 2	0x0A	8	R/W	0x00	0xFF
AGT0-1	—	_	_	AGTIOC	AGT I/O Control Register	0x0C	8	R/W	0x00	0xFF
AGT0-1	—	—	_	AGTISR	AGT Event Pin Select Register	0x0D	8	R/W	0x00	0xFF
AGT0-1	_	_	_	AGTCMSR	AGT Compare Match Function Select Register	0x0E	8	R/W	0x00	0xFF
AGT0-1	—	_	_	AGTIOSEL	AGT Pin Select Register	0x00F	8	R/W	0x00	0xFF
ACMPLP	—	_	_	COMPMDR	ACMPLP Mode Setting Register	0x00	8	R/W	0x00	0xFF
ACMPLP	—	—	_	COMPFIR	ACMPLP Filter Control Register	0x01	8	R/W	0x00	0xFF
ACMPLP	—	_	_	COMPOCR	ACMPLP Output Control Register	0x02	8	R/W	0x00	0xFF
FLCN	—	—	—	DFLCTL	Data Flash Enable Register	0x0090	8	R/W	0x00	0xFF
FLCN	—	_	_	TSCDR	Temperature Sensor Calibration Data Register	0x0228	16	R	0x00	0x00
FLCN	—	_	—	CTSUTRIMA	CTSU Trimming Register A	0x03A4	32	R/W	0x00000000	0x0000000
FLCN	—	_	_	FLDWAITR	Memory Wait Cycle Control Register for Data Flash	0x3FC4	8	R/W	0x00	0xFF
FLCN	_	_	_	PFBER	Prefetch Buffer Enable Register	0x3FC8	8	R/W	0x00	0xFF

Table 3.4Register description (15 of 15)

Note: Peripheral name = Name of peripheral

Dim = Number of elements in an array of registers

Dim inc. = Address increment between two simultaneous registers of a register array in the address map

Dim index = Sub string that replaces the %s placeholder within the register name

Register name = Name of register

Description = Register description

Address offset = Address of the register relative to the base address defined by the peripheral of the register

Size = Bit width of the register

Reset value = Default reset value of a register

Reset mask = Identifies which register bits have a defined reset value



Revision History

Revision 1.00 - July 31, 2020

First edition, issued

Revision 1.10 — Feb 26, 2021

0. Features:

• Changed from LFQFP to LQFP.

1. Overview:

- Changed from LFQFP to LQFP in Figure 1.2 Part numbering scheme.
- Added PWQN0048KC-A to Table 1.12 Product list.
- Changed from MISO0_A to MISO9_A for P202 in Table 1.15 Pin list.

6. Option-Setting Memory:

• Updated Table 6.3 Specifications for ID code protection.

10. Low Power Modes:

• Removed DRX0 in Figure 10.9 Snooze mode entry configuration.

12. Interrupt Controller Unit:

• Updated LVD_LVD1 in Table 12.4 Event table.

17. I/O Ports:

• Updated I/O configuration in section 17.3.2 Port Function Select.

30. 12-Bit A/D Converter:

- Updated Note 1 in section 30.2.7 ADRD and 30.2.16 ADCER.
- Removed the ADCSR.ADIE bit in section 30.3.2.4 A/D conversion in double-trigger mode, 30.3.4.3 Group Priority Operation, and 30.5.1 Event Output to the ELC.

34. Capacitive Sensing Unit:

- Updated the function of the CFCRDMD bit in 34.2.11 CTSUCALIB/CTSUDBGR1/CTSUDBGR0.
- Updated the function of the SUADJTRIM[7:0] bits in 34.2.15 CTSUTRIMA.

37. Flash Memory:

- Updated Table 37.13 Specifications for ID code protection.
- Updated Table 37.15 Basic functions.

41. Electrical Characteristics:

• Added Note 5 to Table 41.19 Clock timing.

APP2. Appendix 2. Package Dimensions:

• Added Figure 2.5 HWQFN 48-pin.

Revision 1.20 — May 20, 2022

1. Overview:

- Added Table 1.12 I/O ports to 1.1 Function Outline.
- Fixed Figure 1.2 Part numbering scheme in 1.3 Part Numbering.
- Fixed Table 1.14 Function comparison in 1.4 Function Comparison.
- Added I/O ports to Table 1.14 Function comparison.
- Fixed Figure 1.7 Pin assignment for QFN 48-pin (top view) in 1.6 Pin Assignments.

7. Low Voltage Detection:

- Fixed Note in Figure 7.1 Block diagram of voltage monitor 0 reset generation circuit.
- Fixed Note 1 in 7.2.2 LVDLVLR.
- Removed 7.8 Usage Notes.

8. Clock Generation Circuit:

• Fixed the description in 8.6.8 SysTick Timer-Dedicated Clock (SYSTICCLK).

10. Low Power Modes:

- Fixed the description in 10.2.6 OPCCR.
- Fixed the description in 10.5.1 Setting Operating Power Control Mode.
- Fixed Figure 10.2 in 10.5.1 Setting Operating Power Control Mode.
- Fixed Figure 10.3 in 10.5.1 Setting Operating Power Control Mode.
- Fixed Figure 10.12 in 10.8.4 Snooze Operation Example.

17. I/O Ports:

- Fixed Note 1 and Note 2 in Table 17.4 Handling of unused pins.
- Fixed Table 17.6 Register settings for input/output pin function (PORT1) in 17.6 Peripheral Select Settings for Each Product.



Revision 1.20 — May 20, 2022

20. General PWM Timer:

• Fixed the description in 20.2.14 GTIOR.

28. Serial Peripheral Interface:

• Added the SPBYT bit in 28.2.7 SPDCR.

34. Capacitive Sensing Unit:

- Fixed the description in 34.2.1 CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/CTSUCR0.
- Added Note 2 in 34.2.1 CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/CTSUCR0.
- Fixed Table 34.4 CTSU power supply state control in 34.2.1 CTSUCRA/CTSUCRAH/CTSUCRAL/CTSUCR3/CTSUCR2/CTSUCR1/ CTSUCR0.
- Added Note 2 in 34.2.9 CTSUSO/CTSUSO1/CTSUSO0.
- Fixed 34.2.11 CTSUCALIB/CTSUDBGR1/CTSUDBGR0.

36. SRAM:

• Fixed the description in 36.3.4 Parity Calculation Function.

37. Flash Memory:

- Added 37.3.27 UIDRn, 37.3.28 PNRn, and 37.3.29 MCUVER.
- Fixed Figure 37.8 Overview of the Startup Program Protection in 37.9.1 Startup Program Protection.
- Added the description to 37.12.1 Overview.

38. AES Engine:

• Added the description to 38. AES Engine.

39. True Random Number Generator:

• Added the description to 39. True Random Number Generator.

41. Electrical Characteristics:

- Fixed Table 41.4 I/O V_{IH}, V_{IL} in 41.2.2 I/O V_{IH}, V_{IL}.
- Fixed Table 41.11 Operating and standby current (2) in 41.2.5 Operating and Standby Current.
- Fixed Note 2 in Table 41.47 Power-on reset circuit and voltage detection circuit characteristics (1) in 41.8 POR and LVD Characteristics.

Revision 1.30 — November 30, 2022

1. Overview:

- Updated 1.3 Part Numbering.
- Updated Table 1.14 Function comparison.

2. CPU:

- Updated 2.1.1 CPU.
- Updated Table 2.8 CoreSight component registers in the CoreSight ROM Table.

5. Resets:

• Updated Table 5.3 Module-related registers initialized by each reset source.

6. Option-Setting Memory:

• Updated 6.2.2 OFS1 : Option Function Select Register 1.

7. Low Voltage Detection (LVD):

• Updated 7.2.8 LVD2SR : Voltage Monitor 2 Circuit Status Register.

8. Clock Generation Circuit:

• Updated 8.1 Overview.

9. Clock Frequency Accuracy Measurement Circuit (CAC):

Updated Figure 9.1 CAC block diagram.

10. Low Power Modes:

- Updated 10.8.1 Transition to Snooze Mode.
- Updated Figure 10.12 Setting example of using ELC in Snooze mode.
- Updated 10.9.1 Register Access.

11. Register Write Protection:

- Updated Table 11.1 Association between the bits in the PRCR register and registers to be protected.
- 14. Memory Protection Unit (MPU):

• Updated 14.3 Arm MPU.

15. Data Transfer Controller:

• Updated Figure 15.1 DTC block diagram.

17. I/O Ports:

- Updated 17.2.7 PRWCNTR : Port Read Wait Control Register.
- Updated 17.3.4 Wait Function for Port Read.



Revision 1.30 — November 30, 2022

22. Realtime Clock (RTC):

• Updated 22.2.23 RCR2 : RTC Control Register 2 (in Calendar Count Mode).

30. 12-Bit A/D Converter (ADC12):

• Updated 30.1 Overview.

37. Flash Memory:

- Updated Table 37.1 Code flash memory and data flash memory specifications.
- Updated 37.3.8 FRESETR : Flash Reset Register, 37.3.10 FCR : Flash Control Register, and 37.3.11 FEXCR : Flash Extra Area Control Register.
- Updated 37.6 Overview of Functions.
- Updated Figure 37.5 Configuration area bit map.
- Updated 37.8 Suspend Operation.
- Updated 37.12.1 Overview.
- Updated 37.13.3 Software Command Usage.
- Removed 37.15.2 Suspension by Erase Suspend Commands and 37.15.10 Additional Programming Disabled.

41. Electrical Characteristics:

- Updated Table 41.32 SPI timing.
- Updated 41.11.1 Code Flash Memory Characteristics and 41.11.2 Data Flash Memory Characteristics.

Appendix 2. Package Dimensions:

- Updated the figure title of Figure 2.3 LQFP 64-pin (1).
- Added Figure 2.4 LQFP 64-pin (2).
- Updated the figure title of Figure 2.5 LQFP 48-pin (1).
- Added Figure 2.6 LQFP 48-pin (2).

Appendix 3. I/O Registers:

- Updated Table 3.2 Access cycles for non-GPT modules.
- Updated Table 3.4 Register description.



Renesas RA2L1 Group User's Manual: Hardware

Publication Date:	Rev.1.30 Nov 30, 2022 Rev.1.20 May 20, 2022
Published by:	Renesas Electronics Corporation

32-bit MCU Renesas RA2L1 Group

