

The RA4E2 Group delivers up to 100 MHz of CPU performance using an Arm® Cortex®-M33 core with 128 KB of code flash memory, 4 KB of data flash memory, and 40 KB of SRAM. The RA4E2 Group offers a wide set of peripherals, including USB Full Speed, CANFD, I3C, and ADC.

## Features

- **Arm® Cortex®-M33 Core**
  - Armv8-M architecture with the main extension
  - Maximum operating frequency: 100 MHz
  - Arm Memory Protection Unit (Arm MPU)
    - Protected Memory System Architecture (PMSAv8)
    - Secure MPU (MPU\_S): 8 regions
    - Non-secure MPU (MPU\_NS): 8 regions
  - SysTick timer
    - Embeds two SysTick timers: Secure and Non-secure instance
    - Driven by LOCO or system clock
  - CoreSight™ ETM-M33
    - PLL
    - Clock out support
- **Memory**
  - Up to 128 KB code flash memory
  - 4 KB data flash memory (100,000 program/erase (P/E) cycles)
  - 40 KB SRAM
- **Connectivity**
  - Serial Communications Interface (SCI) × 2
    - Asynchronous interfaces
    - 8-bit clock synchronous interface
    - Smart card interface
    - Simple IIC
    - Simple SPI
    - Manchester coding
  - I3C bus interface (I3C)
  - Serial Peripheral Interface (SPI) × 2
  - USB 2.0 Full-Speed Module (USBFS)
  - CAN with Flexible Data-rate (CANFD)
  - Serial Sound Interface Enhanced (SSIE)
  - Consumer Electronics Control (CEC)
- **Analog**
  - 12-bit A/D Converter (ADC12)
  - 12-bit D/A Converter (DAC12)
  - Temperature Sensor (TSN)
- **Timers**
  - General PWM Timer 16-bit Enhanced (GPT16E) × 4
  - Low Power Asynchronous General Purpose Timer (AGT) × 2
- **Security**
  - Arm® TrustZone®
    - Up to three regions for the code flash
    - Up to two regions for the data flash
    - Up to three regions for the SRAM
    - Individual secure or non-secure security attribution for each peripheral
  - 128-bit unique ID
  - True Random Number Generator (TRNG)
  - Pin function
    - Secure pin multiplexing
- **System and Power Management**
  - Low power modes
  - Realtime Clock (RTC) with calendar
  - Event Link Controller (ELC)
  - Data Transfer Controller (DTC)
  - DMA Controller (DMAC) × 8
  - Power-on reset
  - Low Voltage Detection (LVD) with voltage settings
  - Watchdog Timer (WDT)
  - Independent Watchdog Timer (IWDT)
- **Multiple Clock Sources**
  - Main clock oscillator (MOSC) (8 to 24 MHz)
  - Sub-clock oscillator (SOSC) (32.768 kHz)
  - High-speed on-chip oscillator (HOCO) (16/18/20 MHz)
  - Middle-speed on-chip oscillator (MOCO) (8 MHz)
  - Low-speed on-chip oscillator (LOCO) (32.768 kHz)
  - IWDT-dedicated on-chip oscillator (15 kHz)
  - Clock trim function for HOCO/MOCO/LOCO

## 1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm<sup>®</sup>-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm Cortex<sup>®</sup>-M33 core running up to 100 MHz with the following features:

- Up to 128 KB code flash memory
- 40 KB SRAM
- USBFS
- Analog peripherals
- Security and safety features

### 1.1 Function Outline

**Table 1.1 Arm core**

Feature	Functional description
Arm Cortex-M33 core	<ul style="list-style-type: none"> <li>• Maximum operating frequency: up to 100 MHz</li> <li>• Arm Cortex-M33 core:               <ul style="list-style-type: none"> <li>– Armv8-M architecture with security extension</li> <li>– Revision: r0p4-00rel0</li> </ul> </li> <li>• Arm Memory Protection Unit (Arm MPU)               <ul style="list-style-type: none"> <li>– Protected Memory System Architecture (PMSAv8)</li> <li>– Secure MPU (MPU_S): 8 regions</li> <li>– Non-secure MPU (MPU_NS): 8 regions</li> </ul> </li> <li>• SysTick timer               <ul style="list-style-type: none"> <li>– Embeds two SysTick timers: Secure and Non-secure instance</li> <li>– Driven by SysTick timer clock (SYSTICCLK) or system clock (ICLK)</li> </ul> </li> <li>• CoreSight<sup>™</sup> ETM-M33</li> </ul>

**Table 1.2 Memory**

Feature	Functional description
Code flash memory	Maximum 128 KB of code flash memory.
Data flash memory	4 KB of data flash memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.
SRAM	On-chip high-speed SRAM with either parity bit or Error Correction Code (ECC).
Standby SRAM	On-chip SRAM that can retain data in Deep Software Standby mode. See section x, Standby SRAM.

**Table 1.3 System (1 of 2)**

Feature	Functional description
Operating modes	Two operating modes: <ul style="list-style-type: none"> <li>• Single-chip mode</li> <li>• SCI/USB/SWD boot mode</li> </ul>
Resets	The MCU provides 14 resets.
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.

**Table 1.3 System (2 of 2)**

Feature	Functional description
Clocks	<ul style="list-style-type: none"> <li>• Main clock oscillator (MOSC)</li> <li>• Sub-clock oscillator (SOSC)</li> <li>• High-speed on-chip oscillator (HOCO)</li> <li>• Middle-speed on-chip oscillator (MOCO)</li> <li>• Low-speed on-chip oscillator (LOCO)</li> <li>• IWDT-dedicated on-chip oscillator</li> <li>• PLL</li> <li>• Clock out support</li> </ul>
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), the DMA Controller (DMAC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR).
Memory Protection Unit (MPU)	The MCU has one Memory Protection Unit (MPU).

**Table 1.4 Event link**

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

**Table 1.5 Direct memory access**

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.
DMA Controller (DMAC)	The MCU includes an 8-channel direct memory access controller (DMAC) that can transfer data without intervention from the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

**Table 1.6 Timers (1 of 2)**

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 16-bit timer with GPT16E × 4 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.
Port Output Enable for GPT (POEG)	The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state
Low Power Asynchronous General Purpose Timer (AGT)	The low power Asynchronous General Purpose Timer (AGT) is a 32-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.
Realtime Clock (RTC)	The realtime clock (RTC) has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar.

**Table 1.6 Timers (2 of 2)**

Feature	Functional description
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.

**Table 1.7 Communication interfaces**

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communications Interface (SCI) × 2 channels have asynchronous and synchronous serial interfaces: <ul style="list-style-type: none"> <li>Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA))</li> <li>8-bit clock synchronous interface</li> <li>Simple IIC (master-only)</li> <li>Simple SPI</li> <li>Smart card interface</li> <li>Manchester interface</li> </ul> The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. SCIn (n = 0, 9) has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator.
I3C bus interface (I3C)	The I3C bus interface (I3C) has one channel. The I3C module conforms with and provides a subset of the NXP I2C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C.
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) has 2 channels. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices.
Control Area Network with Flexible Data-Rate Module (CANFD)	The CAN with Flexible Data-Rate (CANFD) module can handle classical CAN frames and CANFD frames complied with ISO 11898-1 standard. The module supports 4 transmit buffers and 32 receive buffers.
USB 2.0 Full-Speed module (USBFS)	The USB 2.0 Full-Speed module (USBFS) can operate as a device controller. The module supports full-speed transfer as defined in Universal Serial Bus Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in Universal Serial Bus Specification 2.0. The USB has buffer memory for data transfer, providing a maximum of 5 pipes. Pipe 0 and pipe 4 to pipe 7 can be assigned any endpoint number based on the peripheral devices used for communication or based on your system.
Serial Sound Interface Enhanced (SSIE)	The Serial Sound Interface Enhanced (SSIE) peripheral provides functionality to interface with digital audio devices for transmitting I <sup>2</sup> S/Monaural/TDM audio data over a serial bus. The SSIE supports an audio clock frequency of up to 50 MHz, and can be operated as a slave or master receiver, transmitter, or transceiver to suit various applications. The SSIE includes 32-stage FIFO buffers in the receiver and transmitter, and supports interrupts and DMA-driven data reception and transmission.
Consumer Electronics Control module (CEC)	The CEC transmission/reception module can generate and receive CEC signals complied with the High-Definition Multimedia Interface (HDMI) Version 1.4b. The module can also automatically detect communication states.

**Table 1.8 Analog (1 of 2)**

Feature	Functional description
12-bit A/D Converter (ADC12)	A 12-bit successive approximation A/D converter (ADC12) is provided. Up to 12 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion.
12-bit D/A Converter (DAC12)	A 12-bit D/A converter (DAC12) is provided.

**Table 1.8 Analog (2 of 2)**

Feature	Functional description
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.

**Table 1.9 Data processing**

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated.

**Table 1.10 I/O ports**

Feature	Functional description
Programmable I/O ports	<ul style="list-style-type: none"> <li>• I/O ports for the 64-pin LQFP <ul style="list-style-type: none"> <li>– I/O pins: 45</li> <li>– Input pins: 5</li> <li>– Pull-up resistors: 46</li> <li>– N-ch open-drain outputs: 45</li> <li>– 5-V tolerance: 11</li> </ul> </li> <li>• I/O ports for the 48-pin QFN <ul style="list-style-type: none"> <li>– I/O pins: 29</li> <li>– Input pins: 5</li> <li>– Pull-up resistors: 30</li> <li>– N-ch open-drain outputs: 29</li> <li>– 5-V tolerance: 6</li> </ul> </li> <li>• I/O ports for the 32-pin QFN <ul style="list-style-type: none"> <li>– I/O pins: 16</li> <li>– Input pins: 5</li> <li>– Pull-up resistors: 17</li> <li>– N-ch open-drain outputs: 16</li> <li>– 5-V tolerance: 4</li> </ul> </li> <li>• I/O ports for the 64-pin BGA <ul style="list-style-type: none"> <li>– I/O pins: 45</li> <li>– Input pins: 5</li> <li>– Pull-up resistors: 46</li> <li>– N-ch open-drain outputs: 45</li> <li>– 5-V tolerance: 11</li> </ul> </li> <li>• I/O ports for the 36-pin BGA <ul style="list-style-type: none"> <li>– I/O pins: 20</li> <li>– Input pins: 4</li> <li>– Pull-up resistors: 21</li> <li>– N-ch open-drain outputs: 20</li> <li>– 5-V tolerance: 5</li> </ul> </li> </ul>

## 1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

## 1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.11 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.11 Product list

Product part number	Package code	Code flash	Data flash	SRAM	Operating temperature
R7FA4E2B93CFM	PLQP0064KB-C	128 KB	4 KB	40 KB	-40 to +105°C
R7FA4E2B93CNE	PWQN0048KC-A				
R7FA4E2B93CNH	PWQN0032KE-A				
R7FA4E2B92CBB	PLBG0064KB-A				-40 to +85°C
R7FA4E2B92CBC	PLBG0036KA-A				

## 1.4 Function Comparison

Table 1.12 Function Comparison

Part numbers		R7FA4E2B93CFM R7FA4E2B92CBB	R7FA4E2B93CNE	R7FA4E2B92CBC	R7FA4E2B93CNH
Pin count		64	48	36	32
Package		LQFP/BGA	QFN	BGA	QFN
Code flash memory		128 KB			
Data flash memory		4 KB			
SRAM		40 KB			
		Parity		32 KB	
		ECC		8 KB	
Standby SRAM		1 KB			
DMA	DTC	Yes			
	DMAC	8			
System	CPU clock	100 MHz (max.)			
	CPU clock sources	MOSC, SOSC, HOCO, MOCO, LOCO, PLL			
	CAC	Yes			
	WDT/IWDT	Yes			
Communication	SCI	2			
	I3C	1			
	SPI	2			
	CANFD	1			
	USBFS	Yes			No
	SSIE	Yes			
	CEC	Yes			
Timers	GPT16E <sup>*1</sup>	4			
	AGT <sup>*1</sup>	2			
	RTC <sup>*1</sup>	Yes			
Analog	ADC12	12	8	4	5
	DAC12	1			
	TSN	Yes			
Data processing	CRC	Yes			
	DOC	Yes			
Event control	ELC	Yes			
Security		TrustZone			
I/O ports	I/O pins	45	29	20	16
	Input pins	5	5	4	5
	Pull-up resistors	46	30	21	17
	N-ch open-drain outputs	45	29	20	16
	5-V tolerance	11	6	5	4

Note 1. Available pins depend on the pin count, see [section 1.7. Pin Lists](#) for details.



## 1.5 Pin Functions

Table 1.13 Pin functions (1 of 3)

Function	Signal	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1- $\mu$ F capacitor. The capacitor should be placed close to the pin.
	VCL	I/O	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCOU and XCIN.
	XCOU	Output	
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip emulator	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQn	Input	Maskable interrupt request pins
	IRQn-DS	Input	Maskable interrupt request pins that can also be used in Deep Software Standby mode
GPT	GTETRG, GTETRGB, GTETRG, GTETRGD	Input	External trigger input pins
	GTIOcA, GTIOcB	I/O	Input capture, output compare, or PWM output pins
	GTADSM0, GTADSM1	Output	A/D conversion start request monitoring output pins
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOUWP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGT	AGTEEn	Input	External event input enable signals
	AGTIO	I/O	External event input and pulse output pins
	AGTO	Output	Pulse output pins
	AGTOAn	Output	Output compare match A output pins
	AGTOBn	Output	Output compare match B output pins

Table 1.13 Pin functions (2 of 3)

Function	Signal	I/O	Description
RTC	RTCCOUT	Output	Output pin for 1-Hz or 64-Hz clock
	RTCCn	Input	Time capture event input pins
SCI	SCKn	I/O	Input/output pins for the clock (clock synchronous mode)
	RXDn	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXDn	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTS <sub>n</sub> _RTS <sub>n</sub>	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low.
	CTS <sub>n</sub>	Input	Input for the start of transmission.
	SCL <sub>n</sub>	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDA <sub>n</sub>	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCK <sub>n</sub>	I/O	Input/output pins for the clock (simple SPI mode)
	MISO <sub>n</sub>	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSI <sub>n</sub>	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SS <sub>n</sub>	Input	Chip-select input pins (simple SPI mode), active-low
I3C	I3C_SCL	I/O	Input/output pins for the I3C clock
	I3C_SDA	I/O	Input/output pins for the I3C data
	SCL0	I/O	Input/output pins for the I2C clock
	SDA0	I/O	Input/output pins for the I2C data
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master
	MISOA, MISOB	I/O	Input or output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection
CANFD	CRX0	Input	Receive data
	CTX0	Output	Transmit data
USBFS	VCC_USB	Input	Power supply pin
	VSS_USB	Input	Ground pin
	USB_DP	I/O	D+ pin of the USB on-chip transceiver. Connect this pin to the D+ pin of the USB bus.
	USB_DM	I/O	D- pin of the USB on-chip transceiver. Connect this pin to the D- pin of the USB bus.
	USB_VBUS	Input	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
SSIE	SSIBCK0	I/O	SSIE serial bit clock pins
	SSILRCK0/SSIFS0	I/O	LR clock/frame synchronization pins
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
	SSIDATA0	I/O	Serial data input/output pins
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)
CEC	CECIO	I/O	CEC data communication

**Table 1.13 Pin functions (3 of 3)**

Function	Signal	I/O	Description
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules. Supply this pin with the same voltage as the VCC pin.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH	Input	Analog reference voltage supply pin for the D/A Converter.
	VREFL	Input	Analog reference ground pin for the D/A Converter.
	VREFH0	Input	Analog reference voltage supply pin for the ADC12. Connect this pin to AVCC0 when not using the ADC12.
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to AVSS0 when not using the ADC12.
ADC12	AN0n	Input	Input pins for the analog signals to be processed by the A/D converter. (n: pin number)
	ADTRG0	Input	Input pins for the external trigger signals that start the A/D conversion, active-low.
DAC12	DAn	Output	Output pins for the analog signals processed by the D/A converter.
I/O ports	Pmn	I/O	General-purpose input/output pins (m: port number, n: pin number)
	P200	Input	General-purpose input pin

### 1.6 Pin Assignments

The following figures show the pin assignments from the top view.




Figure 1.3 Pin assignment for LQFP 64-pin

	A	B	C	D	E	F	G	H	
8	P407	P212/ EXTAL	P213/ XTAL	XCOUT	XCIN	VCL	P400	P000	8
7	P815/ USB_DM	P408	P409	VCC	VSS	P401	P002	P001	7
6	P814/ USB_DP	P207	P410	P411	P403	P402	P004	P005	6
5	P205	P206	P208	VSS_USB	VSS	VREFL/ AVSS0	VREFL0	P003	5
4	P200	P201/ MD	RES	VCC_USB	VCC	VREFH/ AVCC0	VREFH0	P013	4
3	P304	P303	P302	P107	P106	P103	P015	P014	3
2	P300/ SWCLK	P301	P111	P113	P105	P102	P008	P006	2
1	P108/ SWDIO	P109	P110	P112	P104	P101	P100	P500	1
	A	B	C	D	E	F	G	H	

Figure 1.4 Pin assignment for BGA 64-pin




Figure 1.5 Pin assignment for QFN 48-pin





Figure 1.6 Pin assignment for BGA 36-pin



Note: XCIN cannot be used in QFN32. XCIN must be connected to VSS through a resistor (pull down).

Figure 1.7 Pin assignment for QFN 32-pin

## 1.7 Pin Lists

Table 1.14 Pin list (1 of 2)

LQFP64	BGA64	QFN48	BGA36	QFN32	Power, System, Clock, Debug, CAC	I/O ports	Ex. Interrupt	SCI/I3C/SPI/ CANFD/USBFS/ SSIE/CEC	GPT/AGT/RTC	ADC12/DAC12
1	G8	—	—	—	—	P400	IRQ0	SCL0_A	AGTIO1	—
2	F7	—	—	—	—	P401	IRQ5-DS	SDA0_A/CTX0	GTETRGA	—
3	F6	1	—	—	CACREF	P402	IRQ4-DS	CRX0/AUDIO_CLK	AGTIO0/AGTIO1/ RTIC0/GTADSM1	—
4	E6	2	—	—	—	P403	IRQ14-DS	—	AGTIO0/AGTIO1/ RTIC1	—
5	F8	3	E5	2	VCL	—	—	—	—	—
6	E8	4	E6	3	XCIN <sup>1</sup>	—	—	—	—	—
7	D8	5	D6	—	XCOUT	—	—	—	—	—
8	E7	6	D4	4	VSS	—	—	—	—	—
9	C8	7	C6	5	XTAL	P213	IRQ2	TXD0/MOSI0/SDA0/ AUDIO_CLK	GTIOC0A/ GTETRGC	—
10	B8	8	B6	6	EXTAL	P212	IRQ3	RXD0/MISO0/SCL0	GTIOC0B/ GTETRGD/AGTEE1	—
11	D7	9	D3	7	VCC	—	—	—	—	—
12	D6	—	—	—	—	P411	IRQ4	TXD0/MOSI0/SDA0	GTOVUP	—
13	C6	—	—	—	—	P410	IRQ5	RXD0/MISO0/SCL0	GTOVLO	—
14	C7	10	—	—	—	P409	IRQ6	—	GTIOC1A/GTOWUP/ AGTOA1	—
15	B7	11	B5	—	—	P408	IRQ7	SCL0_B/ AUDIO_CLK	GTIOC1B/GTIW/ AGTOB1	—
16	A8	12	A6	8	—	P407	—	SDA0_B/ SSIBCK0_A/ USB_VBUS	GTIV/AGTIO0/ RTICOUT/GTADSM0	ADTRG0
17	D5	13	C4	—	VSS_USB	—	—	—	—	—
18	A7	14	A5	—	USB_DM	P815	—	—	GTIOC0A/ GTETRGC	—
19	A6	15	A4	—	USB_DP	P814	—	—	GTIOC0B/GTETRGB	—
20	D4	16	C3	—	VCC_USB	—	—	—	—	—
21	B6	17	C5	9	CACREF	P207	—	SCK9/MOSIA_A/ SSILRCK0_A/ SSIFS0_A	GTIOC5A/GTIW/ AGTIO1	—
22	B5	18	B4	10	—	P206	IRQ0-DS	CTS9/SDA0_C/ MISOA_A/ SSIDATA0_A/CECIO	GTIOC5B/GTIU	—
23	A5	—	—	—	CLKOUT	P205	IRQ1-DS	CTS_RTS9/SS9/ SCL0_C/SSLA3_A	GTIOC4A/GTIV/ AGTO1	—
24	C5	—	—	—	—	P208	—	—	GTOVLO	ADTRG0
25	C4	19	B3	11	RES	—	—	—	—	—
26	B4	20	D5	12	MD	P201	—	—	—	—
27	A4	21	A3	13	—	P200	NMI	—	—	—
28	A3	—	—	—	—	P304	IRQ9	—	GTOWLO	—
29	B3	—	—	—	—	P303	—	CTS9	—	—
30	C3	22	C2	14	—	P302	IRQ5	CTS0/SCK9/ RSPCKA_A/ SSITXD0_A	GTIOC4A/GTOUUP/ RTICOUT	—
31	B2	23	B2	15	—	P301	IRQ6	CTS_RTS9/SS9/ SSLA0_A/ SSIRXD0_A	GTIOC4B/GTOULO/ AGTIO0	—
32	A2	24	A2	16	SWCLK	P300	—	SSLA1_B	GTIOC0A/GTOUUP	—
33	A1	25	A1	17	SWDIO	P108	—	CTS_RTS9/SS9/ SSLA0_B	GTIOC0B/GTOULO	—
34	B1	26	B1	18	CLKOUT	P109	—	TXD9/MOSI9/SDA9/ MOSIA_B/CTX0/ SSITXD0_B	GTIOC1A/GTOVUP/ AGTOA0	—
35	C1	27	C1	19	—	P110	IRQ3	RXD9/MISO9/SCL9/ MISOA_B/CRX0/ SSIRXD0_B	GTIOC1B/GTOVLO/ AGTOB0	—

Table 1.14 Pin list (2 of 2)

LQFP64	BGA64	QFN48	BGA36	QFN32	Power, System, Clock, Debug, CAC	I/O ports	Ex. Interrupt	SCI/I3C/SPI/ CANFD/USBFS/ SSIE/CEC	GPT/AGT/RTC	ADC12/DAC12
36	C2	28	—	—	—	P111	IRQ4	SCK9/RSPCKA_B/ SSIDATA0_B	—	—
37	D1	29	—	—	—	P112	—	SSLA0_B/QSSL	GTETRGD/AGTO1	—
38	D2	—	—	—	—	P113	—	—	—	—
39	E4	30	C3	20	VCC	—	—	—	—	—
40	E5	31	C4	21	VSS	—	—	—	—	—
41	D3	—	—	—	—	P107	—	SSLA2_B	AGTOA0	—
42	E3	—	—	—	—	P106	—	SSLB3	AGTOB0	—
43	E2	—	—	—	—	P105	IRQ0	SSLB2	GTIOC1A/GTETRGA	—
44	E1	32	—	—	—	P104	IRQ1	SSLB1/QIO2	GTIOC1B/ GTETRGB/AGTIO1	—
45	F3	33	D2	—	—	P103	—	CTS_RTS0/SS0/ SSLB0/CTX0/ SSILRCK0_B/ SSIFS0_B	GTOWUP	—
46	F2	34	D1	22	—	P102	—	SCK0/RSPCKB/ CRX0/SSIBCK0_B	GTOWLO/AGTO0	ADTRG0
47	F1	35	E1	23	—	P101	IRQ1	TXD0/MOSI0/SDA0/ I3C_SDA/SDA0_D/ MOSIB	GTIOC5A/ GTETRGA/AGTEE0	—
48	G1	36	F1	24	—	P100	IRQ2	RXD0/MISO0/SCL0/ I3C_SCL/SCL0_D/ MISOB/AUDIO_CLK	GTIOC5B/ GTETRGA/AGTIO0	—
49	H1	37	—	—	CACREF	P500	—	—	GTIU/AGTOA0	AN016
50	G2	—	—	—	—	P008	IRQ12-DS	—	—	AN008
51	H2	—	—	—	—	P006	IRQ11-DS	—	—	AN006
52	G3	38	—	—	—	P015	IRQ13	—	—	AN013
53	H3	39	E2	25	—	P014	—	—	—	AN012/DA0
54	H4	40	—	—	—	P013	—	—	—	AN011
55	H5	41	F2	26	—	P003	—	—	—	AN007
56	F4	42	E3	27	VREFH/AVCC0	—	—	—	—	—
57	F5	43	E4	28	VREFL/AVSS0	—	—	—	—	—
58	G5	44	F4	29	VREFL0	—	—	—	—	—
59	G4	45	F3	30	VREFH0	—	—	—	—	—
60	H6	—	—	—	—	P005	IRQ10-DS	—	—	AN005
61	G6	—	—	—	—	P004	IRQ9-DS	—	—	AN004
62	G7	46	—	31	—	P002	IRQ8-DS	—	—	AN002
63	H7	47	F5	32	—	P001	IRQ7-DS	—	—	AN001
64	H8	48	F6	1	—	P000	IRQ6-DS	—	—	AN000

Note: Several pin names have the added suffix of \_A, \_B, \_C, and \_D. The suffix can be ignored when assigning functionality.

Note 1. XCIN cannot be used in QFN32. XCIN must be connected to VSS through a resistor (pull down).


## 2. Electrical Characteristics

Supported peripheral functions and pins differ from one product name to another.

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

- $VCC = AVCC0 = VCC\_USB = 2.7$  to  $3.6$
- $2.7 \leq VREFH0/VREFH \leq AVCC0$
- $VSS = AVSS0 = VREFL0/VREFL = VSS\_USB = 0$  V
- $T_a = T_{opr}$

Figure 2.1 shows the timing conditions.



**Figure 2.1** Input or output timing measurement conditions

The recommended measurement conditions for the timing specification of each peripheral provided are for the best peripheral operation. Make sure to adjust the driving abilities of each pin to meet your conditions.

### 2.1 Absolute Maximum Ratings

**Table 2.1** Absolute maximum ratings

Parameter	Symbol	Value	Unit
Power supply voltage	$VCC, VCC\_USB^{*2}$	-0.3 to +4.0	V
Input voltage (except for 5 V-tolerant ports <sup>*1</sup> )	$V_{in}$	-0.3 to $VCC + 0.3$	V
Input voltage (5 V-tolerant ports <sup>*1</sup> )	$V_{in}$	-0.3 to $+VCC + 4.0$ (max. 5.8)	V
Reference power supply voltage	$VREFH/VREFH0$	-0.3 to $VCC + 0.3$	V
Analog power supply voltage	$AVCC0^{*2}$	-0.3 to +4.0	V
Analog input voltage	$V_{AN}$	-0.3 to $AVCC0 + 0.3$	V
Operating temperature <sup>*3 *4 *5</sup>	$T_{opr}$	-40 to +105	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

Note 1. Ports P100, P101, P205, P206, P400, P401 and P407 to P411 are 5 V tolerant.

Note 2. Connect  $AVCC0$  and  $VCC\_USB$  to  $VCC$ .

Note 3. See [section 2.2.1. T<sub>j</sub>/T<sub>a</sub> Definition](#).

Note 4. Contact a Renesas Electronics sales office for information on derating operation when  $T_a = +85^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ . Derating is the systematic reduction of load for improved reliability.

Note 5. The upper limit of operating temperature is  $+85^{\circ}\text{C}$  or  $+105^{\circ}\text{C}$ , depending on the product. For details, see section x.x. Part Numbering.



**Caution:** Permanent damage to the MCU might result if absolute maximum ratings are exceeded.

**Table 2.2 Recommended operating conditions**

Parameter	Symbol	Value	Min	Typ	Max	Unit
Power supply voltages	VCC	When USB is not used	2.7	—	3.6	V
		When USB is used	3.0	—	3.6	V
	VSS	—	0	—	V	
USB power supply voltages	VCC_USB	—	VCC	—	V	
	VSS_USB	—	0	—	V	
Analog power supply voltages	AVCC0 <sup>*1</sup>	—	VCC	—	V	
	AVSS0	—	0	—	V	

Note 1. Connect AVCC0 to VCC. When the A/D converter and the D/A converter are not in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

## 2.2 DC Characteristics

### 2.2.1 T<sub>j</sub>/T<sub>a</sub> Definition

**Table 2.3 DC characteristics**

Parameter	Symbol	Typ	Max	Unit	Test conditions
Permissible junction temperature	T <sub>j</sub>	—	125	°C	High-speed mode Low-speed mode Subosc-speed mode
			105 <sup>*1</sup>		

Note: Make sure that  $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$ , where total power consumption =  $(V_{CC} - V_{OH}) \times \Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + I_{CCmax} \times V_{CC}$ .

Note 1. The upper limit of operating temperature is 85°C or 105°C, depending on the product. If the part number shows the operation temperature to 85°C, then T<sub>j</sub> max is 105°C, otherwise, 125°C.

### 2.2.2 I/O V<sub>IH</sub>, V<sub>IL</sub>

**Table 2.4 I/O V<sub>IH</sub>, V<sub>IL</sub> (1 of 2)**

Parameter			Symbol	Min	Typ	Max	Unit
Input voltage (except for Schmitt trigger input pins)	Peripheral function pin	EXTAL (external clock input), SPI (except RSPCK)	V <sub>IH</sub>	VCC × 0.8	—	—	V
			V <sub>IL</sub>	—	—	VCC × 0.2	
	I3C (SMBus)	V <sub>IH</sub>	2.1	—	VCC + 3.6 (max 5.8)		
		V <sub>IL</sub>	—	—	0.8		

Table 2.4 I/O  $V_{IH}$ ,  $V_{IL}$  (2 of 2)

Parameter			Symbol	Min	Typ	Max	Unit
Schmitt trigger input voltage	Peripheral function pin	I3C (except for SMBus)	$V_{IH}$	$VCC \times 0.7$	—	$VCC + 3.6$ (max 5.8)	V
			$V_{IL}$	—	—	$VCC \times 0.3$	
			$\Delta V_T$	$VCC \times 0.05$	—	—	
		5 V-tolerant ports <sup>*1 *5</sup>	$V_{IH}$	$VCC \times 0.8$	—	$VCC + 3.6$ (max 5.8)	
			$V_{IL}$	—	—	$VCC \times 0.2$	
			$\Delta V_T$	$VCC \times 0.05$	—	—	
		Other input pins <sup>*2</sup>	$V_{IH}$	$VCC \times 0.8$	—	—	
			$V_{IL}$	—	—	$VCC \times 0.2$	
			$\Delta V_T$	$VCC \times 0.05$	—	—	
	Ports	5 V-tolerant ports <sup>*3 *5</sup>	$V_{IH}$	$VCC \times 0.8$	—	$VCC + 3.6$ (max 5.8)	V
			$V_{IL}$	—	—	$VCC \times 0.2$	
		Other input pins <sup>*4</sup>	$V_{IH}$	$VCC \times 0.8$	—	—	
$V_{IL}$			—	—	$VCC \times 0.2$		

Note 1. RES and peripheral function pins associated with P100, P101, P205, P206, P400, P401, P407 to P411 (total 12 pins).

Note 2. All input pins except for the peripheral function pins already described in the table.

Note 3. P100, P101, P205, P206, P400, P401, P407 to P411 (total 11pins).

Note 4. All input pins except for the ports already described in the table.

Note 5. When VCC is less than 2.7 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the break down voltage.

2.2.3 I/O  $I_{OH}$ ,  $I_{OL}$ Table 2.5 I/O  $I_{OH}$ ,  $I_{OL}$  (1 of 2)

Parameter		Symbol	Min	Typ	Max	Unit		
Permissible output current (average value per pin)	I3C pins	IIC Standard mode <sup>*4</sup>	$I_{OL}$	—	—	3.0	mA	
		IIC Fast mode <sup>*4</sup>	$I_{OL}$	—	—	6.0	mA	
		IIC Fast mode plus <sup>*4</sup>	$I_{OL}$	—	—	20	mA	
		IIC High speed mode <sup>*4</sup>	$I_{OL}$	—	—	3.0	mA	
	Ports P004 to P006, P008, P013 to P015, P201	—	$I_{OH}$	—	—	-2.0	mA	
			$I_{OL}$	—	—	2.0	mA	
	Ports P205, P206, P407 to P411 (total 7 pins)	Low drive <sup>*1</sup>	$I_{OH}$	—	—	-2.0	mA	
			$I_{OL}$	—	—	2.0	mA	
		Middle drive <sup>*2</sup>	$I_{OH}$	—	—	-4.0	mA	
			$I_{OL}$	—	—	4.0	mA	
		High drive <sup>*3</sup>	$I_{OH}$	—	—	-20	mA	
			$I_{OL}$	—	—	20	mA	
	Other output pins <sup>*5</sup>	Low drive <sup>*1</sup>	$I_{OH}$	—	—	-2.0	mA	
			$I_{OL}$	—	—	2.0	mA	
		Middle drive <sup>*2</sup>	$I_{OH}$	—	—	-4.0	mA	
			$I_{OL}$	—	—	4.0	mA	
		High drive <sup>*3</sup>	$I_{OH}$	—	—	-16	mA	
			$I_{OL}$	—	—	16	mA	
	Permissible output current (max value per pin)	I3C pins	IIC Standard mode <sup>*4</sup>	$I_{OL}$	—	—	3.0	mA
			IIC Fast mode <sup>*4</sup>	$I_{OL}$	—	—	6.0	mA
IIC Fast mode plus <sup>*4</sup>			$I_{OL}$	—	—	20	mA	
IIC High speed mode <sup>*4</sup>			$I_{OL}$	—	—	3.0	mA	
Ports P004 to P006, P008, P013 to P015, P201		—	$I_{OH}$	—	—	-4.0	mA	
			$I_{OL}$	—	—	4.0	mA	
Ports P205, P206, P407 to P411 (total 7 pins)		Low drive <sup>*1</sup>	$I_{OH}$	—	—	-4.0	mA	
			$I_{OL}$	—	—	4.0	mA	
		Middle drive <sup>*2</sup>	$I_{OH}$	—	—	-8.0	mA	
			$I_{OL}$	—	—	8.0	mA	
		High drive <sup>*3</sup>	$I_{OH}$	—	—	-40	mA	
			$I_{OL}$	—	—	40	mA	
Other output pins <sup>*5</sup>		Low drive <sup>*1</sup>	$I_{OH}$	—	—	-4.0	mA	
			$I_{OL}$	—	—	4.0	mA	
		Middle drive <sup>*2</sup>	$I_{OH}$	—	—	-8.0	mA	
			$I_{OL}$	—	—	8.0	mA	
		High drive <sup>*3</sup>	$I_{OH}$	—	—	-32	mA	
			$I_{OL}$	—	—	32	mA	

**Table 2.5 I/O  $I_{OH}$ ,  $I_{OL}$  (2 of 2)**

Parameter		Symbol	Min	Typ	Max	Unit
Permissible output current (maxvalue of total of all pins)	Maximum of all output pins	$\Sigma I_{OH} (max)$	—	—	-80	mA
		$\Sigma I_{OL} (max)$	—	—	80	mA

Note 1. This is the value when low driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 2. This is the value when middle driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 4. SCL0\_D, SDA0\_D (total 2 pins). This is the value when IIC function is selected.

Note 5. Except for P000 to P003, P200, which is an input port.

**Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100  $\mu$ s.**

## 2.2.4 I/O $V_{OH}$ , $V_{OL}$ , and Other Characteristics

**Table 2.6 I/O  $V_{OH}$ ,  $V_{OL}$ , and other characteristics (1 of 2)**

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	$I3C^{*1}$	$V_{OL}$	—	—	0.4	V	$I_{OL} = 3.0 \text{ mA}$
		$V_{OL}$	—	—	0.6		$I_{OL} = 6.0 \text{ mA}$
	$I3C^{*2}$	$V_{OH}$	VCC - 0.27	—	—		$I_{OH} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0)
		$V_{OL}$	—	—	0.4		$I_{OL} = 15.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1)
		$V_{OL}$	—	0.4	—		$I_{OL} = 20.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1)
		$V_{OL}$	—	—	0.4		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.HSME = 1)
		$V_{OL}$	—	—	0.27		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0)
		Ports P205, P206, P407 to P411 (total 7 pins) <sup>*3</sup>	$V_{OH}$	VCC - 1.0	—		—
	$V_{OL}$		—	—	1.0		$I_{OL} = 20 \text{ mA}$ VCC = 3.3 V
	Other output pins	$V_{OH}$	VCC - 0.5	—	—		$I_{OH} = -1.0 \text{ mA}$
$V_{OL}$		—	—	0.5	$I_{OL} = 1.0 \text{ mA}$		
Input leakage current	RES	$ I_{in} $	—	—	5.0	$\mu$ A	$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$
	Port P000 to P003, P200		—	—	1.0		$V_{in} = 0 \text{ V}$ $V_{in} = VCC$
Three-state leakage current (off state)	5 V-tolerant ports (except for port P100, P101)	$ I_{TSI} $	—	—	5.0	$\mu$ A	$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$
	5 V-tolerant ports (P100, P101)		—	—	10.0		$V_{in} = 0 \text{ V}$ $V_{in} = 5.5 \text{ V}$
	Other ports (except for port P000 to P003, P200)		—	—	1.0		$V_{in} = 0 \text{ V}$ $V_{in} = VCC$
Input pull-up MOS current	Ports P0 to P5, P8 (except for ports P000 to P003)	$I_p$	-300	—	-10	$\mu$ A	VCC = 2.7 to 3.6 V $V_{in} = 0 \text{ V}$

**Table 2.6 I/O V<sub>OH</sub>, V<sub>OL</sub>, and other characteristics (2 of 2)**

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Pull-up current serving as the SCL current source	I3C <sup>*4</sup>	I <sub>CS</sub>	3	—	12	mA	VCC = 3.0 to 3.6 V Vin = 0.3 × VCC to 0.7 × VCC
Input capacitance	Ports P003, P014, P015, P814, P815	C <sub>in</sub>	—	—	16	pF	Vbias = 0 V Vamp = 20 mV f = 1 MHz Ta = 25°C
	Other input pins		—	—	8		

Note 1. SCL0\_A, SCL0\_B, SCL0\_C, SDA0\_A, SDA0\_B, and SDA0\_C (total 6 pins).

Note 2. I3C\_SCL/SCL0\_D, I3C\_SDA/SDA0\_D (total 2 pins).

Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 4. I3C\_SCL/SCL0\_D (1 pin). This is the value when IIC high speed mode is selected.

## 2.2.5 Operating and Standby Current

**Table 2.7 Operating and standby current (1 of 2)**

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions		
Supply current <sup>*1</sup>	High-speed mode	Maximum <sup>*2 *13</sup>		I <sub>CC</sub> <sup>*3</sup>	—	—	61	mA	ICLK = 100 MHz PCLKA = 100 MHz PCLKB = 50 MHz PCLKC = 50 MHz PCLKD = 100 MHz FCLK = 50 MHz	
		CoreMark <sup>®5 *6 *12</sup>			—	8.2	—			
		Normal mode	All peripheral clocks enabled, while (1) code executing from flash <sup>*4 *12</sup>		—	13.5	—			
			All peripheral clocks disabled, while (1) code executing from flash <sup>*5 *6 *12</sup>		—	9.1	—			
		Sleep mode <sup>*5</sup>			—	5.3 <sup>*6 *12</sup>	42 <sup>*7 *13</sup>			
		Increase during BGO operation	Data flash P/E		—	6	—			
	Code flash P/E		—	8	—					
	Low-speed mode <sup>*5 *10</sup>		—	1.8	—	ICLK = 1 MHz				
	Subosc-speed mode <sup>*5 *11</sup>		—	1.6	—	ICLK = 32.768 kHz				
	Software Standby mode		SNZCR.RXDREQEN = 1	—	—	35	—			
			SNZCR.RXDREQEN = 0	—	1.4	—	—			
	Deep Software Standby mode	Power supplied to Standby SRAM and USB resume detecting unit		—	16	96	μA			—
		Power not supplied to SRAM or USB resume detecting unit	Power-on reset circuit low power function disabled		—	11	25.6			—
			Power-on reset circuit low power function enabled		—	4.2	20.4			—
Increase when the RTC and AGT are operating		When the low-speed on-chip oscillator (LOCO) is in use		—	4.5	—	—			
		When a crystal oscillator for low clock loads is in use		—	1.0	—	—			
		When a crystal oscillator for standard clock loads is in use		—	1.4	—	—			
Inrush current on returning from deep software standby mode			Inrush current <sup>*8</sup>	I <sub>RUSH</sub>	—	160	—	mA	—	
			Energy of inrush current <sup>*8</sup>	E <sub>RUSH</sub>	—	1.0	—	—	μC	—

**Table 2.7 Operating and standby current (2 of 2)**


Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
Analog power supply current	During 12-bit A/D conversion		AI <sub>CC</sub> , AI <sub>REFH</sub>	—	0.8	1.2	mA	—
	Temperature sensor			—	0.1	0.2	mA	—
	During D/A conversion (per unit)	Without AMP output		—	0.2	0.6	mA	—
		With AMP output		—	0.7	1.5	mA	—
	Waiting for A/D, D/A conversion (all units)			—	0.5	1.0	mA	—
	ADC12, DAC12 in standby modes (all units) <sup>*9</sup>			—	0.4	6	μA	—
Reference power supply current (VREFH0)	During 12-bit A/D conversion (unit 0)		AI <sub>REFH0</sub>	—	70	120	μA	—
	Waiting for 12-bit A/D conversion (unit 0)			—	0.07	0.5	μA	—
	ADC12 in standby modes (unit 0)			—	0.07	0.5	μA	—
USB operating current	Full speed	USB	I <sub>CCUSBFS</sub>	—	4.0	10.0	mA	VCC_USB

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.
- Note 3. I<sub>CC</sub> depends on f (ICLK) as follows.  
 I<sub>CC</sub> Max. = 0.24 × f + 37 (max. operation in high-speed mode)  
 I<sub>CC</sub> Typ. = 0.07 × f + 2.75 (normal operation in high-speed mode, all peripheral clocks disabled)  
 I<sub>CC</sub> Typ. = 0.1 × f + 1.71 (low-speed mode)  
 I<sub>CC</sub> Max. = 0.05 × f + 37 (sleep mode)
- Note 4. This does not include the BGO operation.
- Note 5. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.
- Note 6. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (1.56 MHz).
- Note 7. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (3.125 MHz).
- Note 8. Reference value
- Note 9. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (12-Bit A/D Converter 0 Module Stop bit) is in the module-stop state.
- Note 10. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (15.6 kHz).
- Note 11. PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (512 Hz). FCLK is the same frequency as that of ICLK.
- Note 12. PLL output frequency = 100MHz.
- Note 13. PLL output frequency = 200MHz.


**Table 2.8 Coremark and normal mode current**

Parameter		Symbol	Typ	Unit	Test conditions		
Supply Current <sup>*1</sup>	Coremark <sup>*2 *3</sup>		I <sub>CC</sub>	82	μA/MHz	ICLK = 100 MHz PCLKA = PCLKB = PCLKC = PCLKD = FCLK = 1.563 MHz	
	Normal mode	All peripheral clocks disabled, cache on, while (1) code executing from flash <sup>*2 *3</sup>					91
		All peripheral clocks disabled, cache off, while (1) code executing from flash <sup>*2 *3</sup>					93


- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.
- Note 3. PLL output frequency = 100MHz.




**Figure 2.2 Temperature dependency in Software Standby mode (reference data)**



**Figure 2.3 Temperature dependency in Deep Software Standby mode, power supplied to standby SRAM and USB resume detecting unit (reference data)**



**Figure 2.4** Temperature dependency in Deep Software Standby mode, power not supplied to SRAM or USB resume detecting unit, power-on reset circuit low power function disabled (reference data)



**Figure 2.5** Temperature dependency in Deep Software Standby mode, power not supplied to SRAM or USB resume detecting unit, power-on reset circuit low power function enabled (reference data)



## 2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

**Table 2.9 Rise and fall gradient characteristics**


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
VCC rising gradient	Voltage monitor 0 reset disabled at startup	SrVCC	0.0084	—	20	ms/V	—
	Voltage monitor 0 reset enabled at startup		0.0084	—	—		—
	SCI/USB boot mode*1		0.0084	—	20		—
VCC falling gradient	SfVCC	0.0084	—	—	ms/V	—	

Note 1. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of the OFS1.LVDAS bit.

**Table 2.10 Rising and falling gradient and ripple frequency characteristics**

The ripple voltage must meet the allowable ripple frequency  $f_r(VCC)$  within the range between the VCC upper limit (3.6 V) and lower limit (2.7 V). When the VCC change exceeds  $VCC \pm 10\%$ , the allowable voltage change rising and falling gradient  $dt/dVCC$  must be met.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Allowable ripple frequency	$f_r(VCC)$	—	—	10	kHz	Figure 2.6 $V_r(VCC) \leq VCC \times 0.2$
		—	—	1	MHz	Figure 2.6 $V_r(VCC) \leq VCC \times 0.08$
		—	—	10	MHz	Figure 2.6 $V_r(VCC) \leq VCC \times 0.06$
Allowable voltage change rising and falling gradient	$dt/dVCC$	1.0	—	—	ms/V	When VCC change exceeds $VCC \pm 10\%$



**Figure 2.6 Ripple waveform**

## 2.2.7 Thermal Characteristics

Maximum value of junction temperature ( $T_j$ ) must not exceed the value of “[section 2.2.1.  \$T\_j/T\_a\$  Definition](#)”.

$T_j$  is calculated by either of the following equations.

- $T_j = T_a + \theta_{ja} \times \text{Total power consumption}$
- $T_j = T_t + \Psi_{jt} \times \text{Total power consumption}$ 
  - $T_j$  : Junction Temperature ( $^{\circ}\text{C}$ )
  - $T_a$  : Ambient Temperature ( $^{\circ}\text{C}$ )
  - $T_t$  : Top Center Case Temperature ( $^{\circ}\text{C}$ )
  - $\theta_{ja}$  : Thermal Resistance of “Junction”-to-“Ambient” ( $^{\circ}\text{C}/\text{W}$ )
  - $\Psi_{jt}$  : Thermal Resistance of “Junction”-to-“Top Center Case” ( $^{\circ}\text{C}/\text{W}$ )
- Total power consumption = Voltage  $\times$  (Leakage current + Dynamic current)

- Leakage current of IO =  $\Sigma (I_{OL} \times V_{OL}) / \text{Voltage} + \Sigma (|I_{OH}| \times |V_{CC} - V_{OH}|) / \text{Voltage}$
- Dynamic current of IO =  $\Sigma IO (C_{in} + C_{load}) \times \text{IO switching frequency} \times \text{Voltage}$ 
  - $C_{in}$ : Input capacitance
  - $C_{load}$ : Output capacitance

Regarding  $\theta_{ja}$  and  $\Psi_{jt}$ , refer to [Table 2.11](#).

**Table 2.11 Thermal Resistance**

Parameter	Package	Symbol	Value*1	Unit	Test conditions
Thermal Resistance	32-pin QFN (PWQN0032KE-A)	$\theta_{ja}$	36.8	°C/W	JESD 51-2 and 51-7 compliant
	48-pin QFN (PWQN0048KC-A)		29.7		
	64-pin LQFP (PLQP0064KB-C)		41.3		
	36-pin BGA (PLBG0036KA-A)		53.7		
	64-pin BGA (PLBG0064KB-A)		51.6		
	32-pin QFN (PWQN0032KE-A)	$\Psi_{jt}$	0.36	°C/W	
	48-pin QFN (PWQN0048KC-A)		0.27		
	64-pin LQFP (PLQP0064KB-C)		1.39		
	36-pin BGA (PLBG0036KA-A)		1.70		
	64-pin BGA (PLBG0064KB-A)		1.70		

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, refer to the JEDEC standards.

### 2.2.7.1 Calculation guide of $I_{CCmax}$

[Table 2.12](#) shows the power consumption of each unit.

**Table 2.12 Power consumption of each unit (1 of 2)**

Dynamic current/ Leakage current	MCU Domain	Category	Item	Frequency [MHz]	Current [uA/MHz]	Current*1 [mA]
Leakage current	Analog	LDO and Leak*2	Ta = 75 °C*3	—	—	25.10
			Ta = 85 °C*3	—	—	30.64
			Ta = 95 °C*3	—	—	35.90
			Ta = 105 °C*3	—	—	41.60

Table 2.12 Power consumption of each unit (2 of 2)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Frequency [MHz]	Current [uA/MHz]	Current*1 [mA]	
Dynamic current	CPU	Operation with Flash and SRAM	Coremark	100	57.151	5.72	
			Peripheral Unit	Timer	GPT16 (4ch)*4	100	5.653
				POEG (4 Groups)*4	50	1.171	0.06
				AGT (2ch)*4	50	3.967	0.20
				RTC	50	2.711	0.27
				WDT	50	0.635	0.03
				IWDT	50	0.261	0.01
		Communication interfaces		USBFS	50	4.969	0.25
				SCI (2 ch)*4	100	5.607	0.56
				I3C	100	8.483	0.85
				CANFD	50	2.680	0.27
				CEC	100	0.213	0.01
				SPI (2ch)*4	100	5.739	0.57
				SSIE	50	2.831	0.14
				Analog		ADC12	100
		DAC12	100			0.301	0.03
		TSN	50			0.277	0.01
		Event link		ELC	50	0.562	0.06
		Security		TRNG	100	0.013	1.27
		Data processing		CRC	100	0.363	0.04
				DOC	100	0.133	0.01
		System		CAC	50	0.777	0.04
		DMA		DMAC	100	5.771	0.58
	DTC			100	4.843	0.48	

Note 1. The values are guaranteed by design.

Note 2. LDO and Leak are internal voltage regulator's current and MCU's leakage current.  
It is selected according to the temperature of Ta.

Note 3.  $\Delta(T_j - T_a) = 20^\circ\text{C}$  is considered to measure the current.

Note 4. To determine the current consumption per channel or unit, divide Current [mA] by the number of channels, groups or units.

Table 2.13 shows the outline of operation for each unit.

Table 2.13 Outline of operation for each unit (1 of 2)

Peripheral	Outline of operation
GPT	Operating modes is set to saw-wave PWM mode. GPT is operating with PCLKD.
POEG	Only clear module stop bit.
AGT	AGT is operating with PCLKB.
RTC	RTC is operating with LOCO.
WDT	WDT is operating with PCLKB.
IWDT	IWDT is operating with IWDTCLK.
USBFS	Transfer types is set to bulk transfer. USBFS is operating using Full-speed transfer (12 Mbps).
SCI	SCI is transmitting data in clock synchronous mode.

**Table 2.13 Outline of operation for each unit (2 of 2)**

Peripheral	Outline of operation
I3C	Communication format is set to I3C-bus format. I3C is transmitting data in master mode.
CANFD	CANFD is transmitting and receiving data in self-test mode 1.
SPI	SPI mode is set to SPI operation (4-wire method). SPI master/slave mode is set to master mode. SPI is transmitting 8-bit width data.
SSIE	Communication mode is set to Master. System word length is set to 32 bits. Data word length is set to 20 bits. SSIE is transmitting data using I2S format.
CEC	CEC operation clock is set to CECCLK. CEC is transmitting and receiving header block and data block.
ADC12	Resolution is set to 12-bit accuracy. Data registers is set to A/D-converted value addition mode. ADC12 is converting the analog input in continuous scan mode.
DAC12	DAC12 is outputting the conversion result while updating the value of data register.
TSN	TSN is operating.
ELC	Only clear module stop bit.
TRNG	TRNG is executing built-in self test.
CRC	CRC is generating CRC code using 32-bit CRC32-C polynomial.
DOC	DOC is operating in data addition mode.
CAC	Measurement target clocks is set to PCLKB. Measurement reference clocks is set to PCLKB. CAC is measuring the clock frequency accuracy.
DMAC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DMAC is transferring data from SRAM0 to SRAM0.
DTC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DTC is transferring data from SRAM0 to SRAM0.

### 2.2.7.2 Example of $T_j$ calculation

Assumption :

- Package 64-pin LQFP :  $\theta_{ja} = 41.3 \text{ } ^\circ\text{C/W}$
- $T_a = 100 \text{ } ^\circ\text{C}$
- $I_{CCmax} = 40 \text{ mA}$
- $V_{CC} = 3.5 \text{ V}$  ( $V_{CC} = AVCC0 = V_{CC\_USB}$ )
- $I_{OH} = 1 \text{ mA}$ ,  $V_{OH} = V_{CC} - 0.5 \text{ V}$ , 8 Outputs
- $I_{OL} = 20 \text{ mA}$ ,  $V_{OL} = 1.0 \text{ V}$ , 6 Outputs
- $I_{OL} = 1 \text{ mA}$ ,  $V_{OL} = 0.5 \text{ V}$ , 8 Outputs
- $C_{in} = 8 \text{ pF}$ , 8 pins, Input frequency = 10 MHz
- $C_{load} = 30 \text{ pF}$ , 8 pins, Output frequency = 10 MHz

$$\begin{aligned}
 \text{Leakage current of IO} &= \sum (V_{OL} \times I_{OL}) / \text{Voltage} + \sum ((V_{CC} - V_{OH}) \times I_{OH}) / \text{Voltage} \\
 &= (20 \text{ mA} \times 1 \text{ V}) \times 6 / 3.5 \text{ V} + (1 \text{ mA} \times 0.5 \text{ V}) \times 8 / 3.5 \text{ V} + ((V_{CC} - (V_{CC} - 0.5 \text{ V})) \times 1 \text{ mA}) \times 8 / 3.5 \text{ V} \\
 &= 34.29 \text{ mA} + 1.14 \text{ mA} + 1.14 \text{ mA} \\
 &= 36.6 \text{ mA}
 \end{aligned}$$

$$\begin{aligned} \text{Dynamic current of IO} &= \Sigma \text{ IO } (C_{in} + C_{load}) \times \text{IO switching frequency} \times \text{Voltage} \\ &= ((8 \text{ pF} \times 8) \times 10 \text{ MHz} + (30 \text{ pF} \times 8) \times 10 \text{ MHz}) \times 3.5 \text{ V} \\ &= 10.6 \text{ mA} \end{aligned}$$

$$\begin{aligned} \text{Total power consumption} &= \text{Voltage} \times (\text{Leakage current} + \text{Dynamic current}) \\ &= (40 \text{ mA} \times 3.5 \text{ V}) + (36.6 \text{ mA} + 10.6 \text{ mA}) \times 3.5 \text{ V} \\ &= 305 \text{ mW (0.305 W)} \end{aligned}$$

$$\begin{aligned} T_j &= T_a + \theta_{ja} \times \text{Total power consumption} \\ &= 100 \text{ }^\circ\text{C} + 41.3 \text{ }^\circ\text{C/W} \times 0.305 \text{ W} \\ &= 112.6 \text{ }^\circ\text{C} \end{aligned}$$

## 2.3 AC Characteristics

### 2.3.1 Frequency

**Table 2.14 Operation frequency value in high-speed mode**

Parameter	Symbol	Min	Typ	Max	Unit	
Operation frequency	System clock (ICLK)	f	—	—	100	MHz
	Peripheral module clock (PCLKA)	—	—	—	100	
	Peripheral module clock (PCLKB)	—	—	—	50	
	Peripheral module clock (PCLKC)	— <sup>*2</sup>	—	—	50	
	Peripheral module clock (PCLKD)	—	—	—	100	
	Flash interface clock (FCLK)	— <sup>*1</sup>	—	—	50	

Note 1. FCLK must run at a frequency of at least 4 MHz when programming or erasing the flash memory.

Note 2. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

**Table 2.15 Operation frequency value in low-speed mode**

Parameter	Symbol	Min	Typ	Max	Unit	
Operation frequency	System clock (ICLK)	f	—	—	1	MHz
	Peripheral module clock (PCLKA)	—	—	—	1	
	Peripheral module clock (PCLKB)	—	—	—	1	
	Peripheral module clock (PCLKC) <sup>*2</sup>	— <sup>*2</sup>	—	—	1	
	Peripheral module clock (PCLKD)	—	—	—	1	
	Flash interface clock (FCLK) <sup>*1</sup>	—	—	—	1	

Note 1. Programming or erasing the flash memory is disabled in low-speed mode.

Note 2. When the ADC12 is used, the PCLKC frequency must be set to at least 1 MHz.

**Table 2.16 Operation frequency value in Subosc-speed mode**

Parameter	Symbol	Min	Typ	Max	Unit	
Operation frequency	System clock (ICLK)	f	29.4	—	36.1	kHz
	Peripheral module clock (PCLKA)	—	—	—	36.1	
	Peripheral module clock (PCLKB)	—	—	—	36.1	
	Peripheral module clock (PCLKC) <sup>*2</sup>	—	—	—	36.1	
	Peripheral module clock (PCLKD)	—	—	—	36.1	
	Flash interface clock (FCLK) <sup>*1</sup>	—	29.4	—	36.1	

Note 1. Programming or erasing the flash memory is disabled in Subosc-speed mode.

Note 2. The ADC12 cannot be used.

## 2.3.2 Clock Timing

Table 2.17 Clock timing except for sub-clock oscillator

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
EXTAL external clock input cycle time	$t_{EXcyc}$	41.66	—	—	ns	Figure 2.7	
EXTAL external clock input high pulse width	$t_{EXH}$	15.83	—	—	ns		
EXTAL external clock input low pulse width	$t_{EXL}$	15.83	—	—	ns		
EXTAL external clock rise time	$t_{EXr}$	—	—	5.0	ns		
EXTAL external clock fall time	$t_{EXf}$	—	—	5.0	ns		
Main clock oscillator frequency	$f_{MAIN}$	8	—	24	MHz	—	
Main clock oscillation stabilization wait time (crystal)* <sup>1</sup>	$t_{MAINOSCWT}$	—	—	—* <sup>1</sup>	ms	Figure 2.8	
LOCO clock oscillation frequency	$f_{LOCO}$	29.4912	32.768	36.0448	kHz	—	
LOCO clock oscillation stabilization wait time	$t_{LOCOWT}$	—	—	60.4	$\mu$ s	Figure 2.9	
ILOCO clock oscillation frequency	$f_{ILOCO}$	13.5	15	16.5	kHz	—	
MOCO clock oscillation frequency	$F_{MOCO}$	6.8	8	9.2	MHz	—	
MOCO clock oscillation stabilization wait time	$t_{MOCOWT}$	—	—	15.0	$\mu$ s	—	
HOCO clock oscillator oscillation frequency	Without FLL	$f_{HOCO16}$	15.78	16	16.22	MHz	$-20 \leq Ta \leq 105^{\circ}C$
		$f_{HOCO18}$	17.75	18	18.25		
		$f_{HOCO20}$	19.72	20	20.28		
		$f_{HOCO16}$	15.71	16	16.29		$-40 \leq Ta \leq -20^{\circ}C$
		$f_{HOCO18}$	17.68	18	18.32		
		$f_{HOCO20}$	19.64	20	20.36		
	With FLL	$f_{HOCO16}$	15.960	16	16.040	MHz	$-40 \leq Ta \leq 105^{\circ}C$ Sub-clock frequency accuracy is $\pm 50$ ppm.
		$f_{HOCO18}$	17.955	18	18.045		
		$f_{HOCO20}$	19.950	20	20.050		
HOCO clock oscillation stabilization wait time* <sup>2</sup>	$t_{HOCOWT}$	—	—	64.7	$\mu$ s	—	
HOCO period jitter	—	—	$\pm 85$	—	ps	—	
FLL stabilization wait time	$t_{FLLWT}$	—	—	1.8	ms	—	
PLL clock frequency	$f_{PLL}$	100	—	240	MHz	—	
PLL clock oscillation stabilization wait time	$t_{PLLWT}$	—	—	174.9	$\mu$ s	Figure 2.10	
PLL period jitter	$f_{PLL} \geq 120MHz$	—	—	$\pm 100$	ps	—	
	$f_{PLL} < 120MHz$	—	—	$\pm 120$	ps	—	
PLL long term jitter	—	—	$\pm 300$	—	ps	Term: 1 $\mu$ s, 10 $\mu$ s	

Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation, and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value.

After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.

Note 2. This is the time from release from reset state until the HOCO oscillation frequency ( $f_{HOCO}$ ) reaches the range for guaranteed operation.

Table 2.18 Clock timing for the sub-clock oscillator

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Sub-clock frequency	$f_{SUB}$	—	32.768	—	kHz	—
Sub-clock oscillation stabilization wait time	$t_{SUBOSCWT}$	—	—	—* <sup>1</sup>	s	Figure 2.11

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.  
 After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. A value that is two times the value shown is recommended.




Figure 2.7 EXTAL external clock input timing




Figure 2.8 Main clock oscillation start timing




Figure 2.9 LOCO clock oscillation start timing




Figure 2.10 PLL clock oscillation start timing




Figure 2.11 Sub-clock oscillation start timing

### 2.3.3 Reset Timing

Table 2.19 Reset timing

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
RES pulse width	Power-on	$t_{RESWP}$	0.7	—	—	ms	Figure 2.12
	Deep Software Standby mode	$t_{RESWD}$	0.6	—	—	ms	Figure 2.13
	Software Standby mode, Subosc-speed mode	$t_{RESWS}$	0.3	—	—	ms	
	All other	$t_{RESW}$	200	—	—	$\mu$ s	
Wait time after RES cancellation	$t_{RESWT}$	—	37.3	41.2	$\mu$ s	Figure 2.12	
Wait time after internal reset cancellation (IWDT reset, WDT reset, software reset, SRAM parity error reset, SRAM ECC error reset, bus master MPU error reset, TrustZone error reset, Cache parity error reset)	$t_{RESW2}$	—	324	397.7	$\mu$ s	—	






Figure 2.12 RES pin input timing under the condition that VCC exceeds V<sub>POR</sub> voltage threshold




Figure 2.13 Reset input timing

### 2.3.4 Wakeup Timing

Table 2.20 Timing of recovery from low power modes (1 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
Recovery time from Software Standby mode <sup>*1</sup>	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator <sup>*2</sup>	t <sub>SBYMC</sub> <sup>*13</sup>	—	2.1	2.4	ms	Figure 2.14 The division ratio of all oscillators is 1.
		System clock source is PLL with main clock oscillator <sup>*3</sup>	t <sub>SBYPC</sub> <sup>*13</sup>	—	2.2	2.6	ms	
	External clock input to main clock oscillator	System clock source is main clock oscillator <sup>*4</sup>	t <sub>SBYEX</sub> <sup>*13</sup>	—	45	125	μs	
		System clock source is PLL with main clock oscillator <sup>*5</sup>	t <sub>SBYPE</sub> <sup>*13</sup>	—	170	255	μs	
	System clock source is sub-clock oscillator <sup>*6 *11</sup>		t <sub>SBYSC</sub> <sup>*13</sup>	—	0.7	0.8	ms	
	System clock source is LOCO <sup>*7 *11</sup>		t <sub>SBYLO</sub> <sup>*13</sup>	—	0.7	0.9	ms	
	System clock source is HOCO clock oscillator <sup>*8</sup>		t <sub>SBYHO</sub> <sup>*13</sup>	—	55	130	μs	
	System clock source is PLL with HOCO <sup>*9</sup>		t <sub>SBYPH</sub> <sup>*13</sup>	—	175	265	μs	
	System clock source is MOCO clock oscillator <sup>*10</sup>		t <sub>SBYMO</sub> <sup>*13</sup>	—	35	65	μs	
Recovery time from Deep Software Standby mode	DPSBYCR.DEEPCUT[1] = 0 and DPSWCR.WTSTS[5:0] = 0x0E	t <sub>DSBY</sub>	—	0.38	0.54	ms	Figure 2.15	
	DPSBYCR.DEEPCUT[1] = 1 and DPSWCR.WTSTS[5:0] = 0x19	t <sub>DSBY</sub>	—	0.55	0.73	ms		
Wait time after cancellation of Deep Software Standby mode		t <sub>DSBYWT</sub>	56	—	57	t <sub>cyc</sub>		

**Table 2.20 Timing of recovery from low power modes (2 of 2)**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
Recovery time from Software Standby mode to Snooze mode	High-speed mode when system clock source is HOCO (20 MHz)	t <sub>SNZ</sub>	—	35*12	70*12	μs	Figure 2.16
	High-speed mode when system clock source is MOCO (8 MHz)	t <sub>SNZ</sub>	—	11*12	14*12	μs	

- Note 1. The recovery time is determined by the system clock source. When multiple oscillators are active, the recovery time can be determined with the following equation:  
 Total recovery time = recovery time for an oscillator as the system clock source + the longest t<sub>SBYOSCWT</sub> in the active oscillators - t<sub>SBYOSCWT</sub> for the system clock + 2 LOCO cycles (when LOCO is operating) + Subosc is oscillating and MSTPC0 = 0 (CAC module stop)
- Note 2. When the frequency of the crystal is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 1.
- Note 3. When the frequency of PLL is 200 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 4.
- Note 4. When the frequency of the external clock is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 1.
- Note 5. When the frequency of PLL is 200 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 4.
- Note 6. The Sub-clock oscillator frequency is 32.768 KHz and the greatest value of the internal clock division setting is 1.
- Note 7. The LOCO frequency is 32.768 kHz and the greatest value of the internal clock division setting is 1.
- Note 8. The HOCO frequency is 20 MHz and the greatest value of the internal clock division setting is 1.
- Note 9. The PLL frequency is 200 MHz and the greatest value of the internal clock division setting is 4.
- Note 10. The MOCO frequency is 8 MHz and the greatest value of the internal clock division setting is 1.
- Note 11. In Subosc-speed mode, the sub-clock oscillator or LOCO continues oscillating in Software Standby mode.
- Note 12. When the SNZCR.RXDREQEN bit is set to 0, the following time is added as the power supply recovery time: 16 μs (typical), 48 μs (maximum).
- Note 13. The recovery time can be calculated with the equation of t<sub>SBYOSCWT</sub> + t<sub>SBYSEQ</sub>. And they can be determined with the following value and equation. For n, the greatest value is selected from among the internal clock division settings.

Wakeup time	TYP		MAX		Unit
	t <sub>SBYOSCWT</sub>	t <sub>SBYSEQ</sub>	t <sub>SBYOSCWT</sub>	t <sub>SBYSEQ</sub>	
t <sub>SBYMC</sub>	$(MSTS[7:0]*32 + 3) / 0.262$	$35 + 18 / f_{ICLK} + 4n / f_{MAIN}$	$(MSTS[7:0]*32 + 14) / 0.236$	$62 + 18 / f_{ICLK} + 4n / f_{MAIN}$	μs
t <sub>SBYPC</sub>	$(MSTS[7:0]*32 + 34) / 0.262$	$35 + 18 / f_{ICLK} + 4n / f_{PLL}$	$(MSTS[7:0]*32 + 45) / 0.236$	$62 + 18 / f_{ICLK} + 4n / f_{PLL}$	μs
t <sub>SBYEX</sub>	10	$35 + 18 / f_{ICLK} + 4n / f_{EXMAIN}$	62	$62 + 18 / f_{ICLK} + 4n / f_{EXMAIN}$	μs
t <sub>SBYPE</sub>	135	$35 + 18 / f_{ICLK} + 4n / f_{PLL}$	192	$62 + 18 / f_{ICLK} + 4n / f_{PLL}$	μs
t <sub>SBYSC</sub>	0	$35 + 18 / f_{ICLK} + 4n / f_{SUB}$	0	$62 + 18 / f_{ICLK} + 4n / f_{SUB}$	μs
t <sub>SBYLO</sub>	0	$35 + 18 / f_{ICLK} + 4n / f_{LOCO}$	0	$62 + 18 / f_{ICLK} + 4n / f_{LOCO}$	μs
t <sub>SBYHO</sub>	20	$35 + 18 / f_{ICLK} + 4n / f_{HOCO}$	67	$62 + 18 / f_{ICLK} + 4n / f_{HOCO}$	μs
t <sub>SBYPH</sub>	140	$35 + 18 / f_{ICLK} + 4n / f_{PLL}$	202	$62 + 18 / f_{ICLK} + 4n / f_{PLL}$	μs
t <sub>SBYMO</sub>	0	$35 + 18 / f_{ICLK} + 4n / f_{MOCO}$	0	$62 + 18 / f_{ICLK} + 4n / f_{MOCO}$	μs




Figure 2.14 Software Standby mode cancellation timing





Figure 2.15 Deep Software Standby mode cancellation timing



Note 1. When SNZCR.SNZDTCEN bit is set to 1, ICLK is supplied to DTC and SRAM.

Figure 2.16 Recovery timing from Software Standby mode to Snooze mode

### 2.3.5 NMI and IRQ Noise Filter

Table 2.21 NMI and IRQ noise filter

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
NMI pulse width	$t_{NMIW}$	200	—	—	ns	NMI digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
	200	—	—	NMI digital filter enabled		$t_{NMICK} \times 3 \leq 200$ ns	
						$t_{NMICK} \times 3 > 200$ ns	
IRQ pulse width	$t_{IRQW}$	200	—	—	ns	IRQ digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
	200	—	—	IRQ digital filter enabled		$t_{IRQCK} \times 3 \leq 200$ ns	
						$t_{IRQCK} \times 3 > 200$ ns	
		$t_{IRQCK} \times 3.5^{*3}$	—	—			

- Note: 200 ns minimum in Software Standby mode.
- Note: If the clock source is switched, add 4 clock cycles of the switched source.
- Note 1.  $t_{Pcyc}$  indicates the PCLKB cycle.
- Note 2.  $t_{NMICK}$  indicates the cycle of the NMI digital filter sampling clock.
- Note 3.  $t_{IRQCK}$  indicates the cycle of the IRQi digital filter sampling clock.




Figure 2.17 NMI interrupt input timing




Figure 2.18 IRQ interrupt input timing

### 2.3.6 I/O Ports, POEG, GPT, AGT, and ADC12 Trigger Timing

Table 2.22 I/O ports, POEG, GPT, AGT, and ADC12 trigger timing

GPT16E Conditions:  
 High drive output is selected in the Port Drive Capability bit in the PmnPFS register.  
 AGT Conditions:  
 Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions	
I/O ports	Input data pulse width	$t_{PRW}$	1.5	—	$t_{Pcyc}$	Figure 2.19	
POEG	POEG input trigger pulse width	$t_{POEW}$	3	—	$t_{Pcyc}$	Figure 2.20	
GPT	Input capture pulse width	Single edge	$t_{GTICW}$	1.5	—	$t_{PDcyc}$	Figure 2.21
		Dual edge		2.5			
	GTIOCxY output skew (x = 0, 1, Y = A or B)	Middle drive buffer	$t_{GTISK}^{*1}$	—	4	ns	Figure 2.22
		High drive buffer		—	4		
	GTIOCxY output skew (x = 4, 5, Y = A or B)	Middle drive buffer		—	4		
		High drive buffer		—	4		
GTIOCxY output skew (x = 0, 1, 4, 5, Y = A or B)	Middle drive buffer	—	6				
	High drive buffer	—	6				
OPS output skew GTOUUP, GTOULO, GTOVUP, GTOVLO, GTOWUP, GTOWLO		$t_{GTOSK}$	—	5	ns	Figure 2.23	
AGT	AGTIO, AGTEE input cycle	$t_{ACYC}^{*2}$	100	—	ns	Figure 2.24	
	AGTIO, AGTEE input high width, low width	$t_{ACKWH}, t_{ACKWL}$	40	—	ns		
	AGTIO, AGTO, AGTOA, AGTOB output cycle	$t_{ACYC2}$	62.5	—	ns		
ADC12	ADC12 trigger input pulse width	$t_{TRGW}$	1.5	—	$t_{Pcyc}$	Figure 2.25	

- Note:  $t_{Pcyc}$ : PCLKB cycle,  $t_{PDcyc}$ : PCLKD cycle.
- Note 1. This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not guaranteed.
- Note 2. Constraints on input cycle:  
 When not switching the source clock:  $t_{Pcyc} \times 2 < t_{ACYC}$  should be satisfied.

When switching the source clock:  $t_{PCYC} \times 6 < t_{ACYC}$  should be satisfied.




Figure 2.19 I/O ports input timing




Figure 2.20 POEG input trigger timing




Figure 2.21 GPT input capture timing




Figure 2.22 GPT output delay skew




Figure 2.23 GPT output delay skew for OPS




Figure 2.24 AGT input/output timing




Figure 2.25 ADC12 trigger input timing

### 2.3.7 CAC Timing

Table 2.23 CAC timing

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
CAC CACREF input pulse width	$t_{PBcyc} \leq t_{cac}^{*1}$ $t_{PBcyc} > t_{cac}^{*1}$	$t_{CACREF}$	—	—	ns	—
			$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	—	—	

Note:  $t_{P_{Bcyc}}$ : PCLKB cycle.

Note 1.  $t_{cac}$ : CAC count clock source cycle.


### 2.3.8 SCI Timing

**Table 2.24 SCI timing (1)**

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.


Parameter		Symbol	Min	Max	Unit	Test conditions	
SCI	Input clock cycle	Asynchronous	$t_{Scyc}$	4	—	$t_{P_{cyc}}$	Figure 2.26
		Clock synchronous		6	—		
	Input clock pulse width		$t_{SCKW}$	0.4	0.6	$t_{Scyc}$	
	Input clock rise time		$t_{SCKr}$	—	5	ns	
	Input clock fall time		$t_{SCKf}$	—	5	ns	
	Output clock cycle	Asynchronous	$t_{Scyc}$	6	—	$t_{P_{cyc}}$	
		Clock synchronous		4	—		
	Output clock pulse width		$t_{SCKW}$	0.4	0.6	$t_{Scyc}$	
	Output clock rise time		$t_{SCKr}$	—	5	ns	
	Output clock fall time		$t_{SCKf}$	—	5	ns	
Transmit data delay	Clock synchronous master mode (internal clock)	$t_{TXD}$	—	5	ns	Figure 2.27	
	Clock synchronous slave mode (external clock)	$t_{TXD}$	—	25	ns		
Receive data setup time	Clock synchronous master mode (internal clock)	$t_{RXS}$	15	—	ns		
	Clock synchronous slave mode (external clock)	$t_{RXS}$	5	—	ns		
Receive data hold time	Clock synchronous	$t_{RXH}$	5	—	ns		

Note:  $t_{P_{cyc}}$ : PCLKA cycle.



**Figure 2.26 SCK clock input/output timing**





Note:  $n = 0, 9$

**Figure 2.27** SCI input/output timing in clock synchronous mode

**Table 2.25** SCI timing (2)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions	
Simple SPI	SCK clock cycle output (master)	$t_{SPCyc}$	4	65536	$t_{Pcyc}$	Figure 2.28 Figure 2.29 to Figure 2.32 Figure 2.32	
	SCK clock cycle input (slave)		6	65536			
	SCK clock high pulse width	$t_{SPCKWH}$	0.4	0.6	$t_{SPCyc}$		
	SCK clock low pulse width	$t_{SPCKWL}$	0.4	0.6	$t_{SPCyc}$		
	SCK clock rise and fall time	$t_{SPCKr}, t_{SPCKf}$	—	5	ns		
	Data input setup time	master	$t_{SU}$	15	—		ns
		slave		5	—		ns
	Data input hold time	$t_H$	5	—	ns		
	SS input setup time	$t_{LEAD}$	1	—	$t_{SPCyc}$		
	SS input hold time	$t_{LAG}$	1	—	$t_{SPCyc}$		
	Data output delay	master	$t_{OD}$	—	5		ns
		slave		—	25		ns
	Data output hold time	$t_{OH}$	-5	—	ns		
	Data rise and fall time	$t_{Dr}, t_{Df}$	—	5	ns		
SS input rise and fall time	$t_{SSLr}, t_{SSLf}$	—	5	ns			
Slave access time	$t_{SA}$	—	$3 \times t_{Pcyc} + 25$	ns			
Slave output release time	$t_{REL}$	—	$3 \times t_{Pcyc} + 25$	ns			

Note:  $t_{Pcyc}$ : PCLKA cycle.




Figure 2.28 SCI simple SPI mode clock timing




Figure 2.29 SCI simple SPI mode timing for master when CKPH = 1




Figure 2.30 SCI simple SPI mode timing for master when CKPH = 0




Figure 2.31 SCI simple SPI mode timing for slave when CKPH = 1




Figure 2.32 SCI simple SPI mode timing for slave when CKPH = 0

Table 2.26 SCI timing (3)

Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit	Test conditions	
Simple IIC (Standard mode)	SDA input rise time	$t_{sr}$	—	1000	ns	Figure 2.33
	SDA input fall time	$t_{sf}$	—	300	ns	
	SDA input spike pulse removal time	$t_{sp}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	250	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b^{*1}$	—	400	pF	
Simple IIC (Fast mode)	SDA input rise time	$t_{sr}$	—	300	ns	Figure 2.33
	SDA input fall time	$t_{sf}$	—	300	ns	
	SDA input spike pulse removal time	$t_{sp}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	100	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b^{*1}$	—	400	pF	

Note:  $t_{IICcyc}$ : IIC internal reference clock (IIC $\phi$ ) cycle.

Note 1.  $C_b$  indicates the total capacity of the bus line.




Figure 2.33 SCI simple IIC mode timing

## 2.3.9 SPI Timing

**Table 2.27 SPI timing**

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions		
SPI	RSPCK clock cycle	Master	$t_{SPCyc}$	2	4096	$t_{Pcyc}$	Figure 2.34	
		Slave		4	4096			
	RSPCK clock high pulse width	Master	$t_{SPCKWH}$	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
		Slave		0.4	0.6	$t_{SPCyc}$		
	RSPCK clock low pulse width	Master	$t_{SPCKWL}$	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	ns		
		Slave		0.4	0.6	$t_{SPCyc}$		
	RSPCK clock rise and fall time	Master	$t_{SPCKr}, t_{SPCKf}$	—	5	ns		
		Slave		—	1	$\mu s$		
	Data input setup time	Master	$t_{SU}$	4	—	ns		Figure 2.35 to Figure 2.40
		Slave		5	—			
	Data input hold time	Master (PCLKA division ratio set to 1/2)	$t_{HF}$	0	—	ns		
		Master (PCLKA division ratio set to a value other than 1/2)	$t_H$	$t_{Pcyc}$	—			
		Slave	$t_H$	20	—			
	SSL setup time	Master	$t_{LEAD}$	$N \times t_{SPCyc} - 10^{*1}$	$N \times t_{SPCyc} + 100^{*1}$	ns		
		Slave		$4 \times t_{Pcyc}$	—	ns		
	SSL hold time	Master	$t_{LAG}$	$N \times t_{SPCyc} - 10^{*2}$	$N \times t_{SPCyc} + 100^{*2}$	ns		
Slave			$4 \times t_{Pcyc}$	—	ns			
Data output delay	Master	$t_{OD1}$	—	6.3	ns			
		$t_{OD2}$		6.3				
	Slave	$t_{OD}$	—	20				
Data output hold time	Master	$t_{OH}$	0	—	ns			
	Slave		0	—				
Successive transmission delay	Master	$t_{TD}$	$t_{SPCyc} + 2 \times t_{Pcyc}$	$8 \times t_{SPCyc} + 2 \times t_{Pcyc}$	ns			
	Slave		$4 \times t_{Pcyc}$					
MOSI and MISO rise and fall time	Output	$t_{Dr}, t_{Df}$	—	5	ns			
	Input		—	1		$\mu s$		
SSL rise and fall time	Output	$t_{SSLr}, t_{SSLf}$	—	5	ns			
	Input		—	1		$\mu s$		
Slave access time		$t_{SA}$	—	25	ns	Figure 2.39 and Figure 2.40		
Slave output release time		$t_{REL}$	—	25				

Note:  $t_{Pcyc}$ : PCLKA cycle.

Note: Must use pins that have a letter appended to their name, for instance *\_A*, *\_B*, to indicate group membership. For the SPI interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. N is set to an integer from 1 to 8 by the SPCKD register.

Note 2. N is set to an integer from 1 to 8 by the SSLND register.




Figure 2.34 SPI clock timing




Figure 2.35 SPI timing for master when CPHA = 0




Figure 2.36 SPI timing for master when CPHA = 0 and the bit rate is set to PCLKA/2




Figure 2.37 SPI timing for master when CPHA = 1






Figure 2.38 SPI timing for master when CPHA = 1 and the bit rate is set to PCLKA/2




Figure 2.39 SPI timing for slave when CPHA = 0




Figure 2.40 SPI timing for slave when CPHA = 1

### 2.3.10 I3C Timing

Table 2.28 IIC timing(1)-1

- Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0\_A, SCL0\_A, SDA0\_B, SCL0\_B, SDA0\_C, SCL0\_C.
- The following pins do not require setting: SDA0\_D, SCL0\_D.
- Use pins that have a letter appended to their names, for instance “\_A” or “\_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter	Symbol	Min	Max	Unit	
IIC (Standard mode, SMBus) BFCTL.FMPE = 0	SCL input cycle time	$t_{SCL}$	$10(18) \times t_{I3C_{Cyc}} + 1300$	—	ns
	SCL input high pulse width	$t_{SCLH}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SCL input low pulse width	$t_{SCLL}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SCL, SDA rise time	$t_{Sr}$	—	1000	ns
	SCL, SDA fall time	$t_{Sf}$	—	300	ns
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(4) \times t_{I3C_{Cyc}}$	ns
	SDA input bus free time when wakeup function is disabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SDA input bus free time when wakeup function is enabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 4 \times t_{T_{Cyc}} + 300$	—	ns
	START condition input hold time when wakeup function is disabled	$t_{STAH}$	$t_{I3C_{Cyc}} + 300$	—	ns
	START condition input hold time when wakeup function is enabled	$t_{STAH}$	$1(5) \times t_{I3C_{Cyc}} + t_{T_{Cyc}} + 300$	—	ns
	Repeated START condition input setup time	$t_{STAS}$	1000	—	ns
	STOP condition input setup time	$t_{STOS}$	1000	—	ns
	Data input setup time	$t_{SDAS}$	$t_{I3C_{Cyc}} + 50$	—	ns
	Data input hold time	$t_{SDAH}$	0	—	ns
	SCL, SDA capacitive load	$C_b^{*1}$	—	400	pF

Note:  $t_{I3C_{Cyc}}$ : I3C internal reference clock (I3C $\phi$ ) cycle,  $t_{T_{Cyc}}$ : I3CCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1.

Note: Must use pins that have a letter appended to their name, for instance “\_A”, “\_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Note 1.  $C_b$  indicates the total capacity of the bus line.

**Table 2.29 IIC timing(1)-2**

- Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0\_A, SCL0\_A, SDA0\_B, SCL0\_B, SDA0\_C, SCL0\_C.
- The following pins do not require setting: SDA0\_D, SCL0\_D.
- Use pins that have a letter appended to their names, for instance “\_A” or “\_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter	Symbol	Min	Max	Unit	
IIC (Fast-mode)	SCL input cycle time	$t_{SCL}$	$10(18) \times t_{I3C_{Cyc}} + 600$	—	ns
	SCL input high pulse width	$t_{SCLH}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SCL input low pulse width	$t_{SCLL}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SCL, SDA rise time	$t_{Sr}$	$20 \times (\text{external pullup voltage}/5.5 \text{ V})^{*1}$	300	ns
	SCL, SDA fall time	$t_{Sf}$	$20 \times (\text{external pullup voltage}/5.5 \text{ V})^{*1}$	300	ns
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(4) \times t_{I3C_{Cyc}}$	ns
	SDA input bus free time when wakeup function is disabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 300$	—	ns
	SDA input bus free time when wakeup function is enabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 4 \times t_{T_{Cyc}} + 300$	—	ns
	START condition input hold time when wakeup function is disabled	$t_{STAH}$	$t_{I3C_{Cyc}} + 300$	—	ns
	START condition input hold time when wakeup function is enabled	$t_{STAH}$	$1(5) \times t_{I3C_{Cyc}} + t_{T_{Cyc}} + 300$	—	ns
	Repeated START condition input setup time	$t_{STAS}$	300	—	ns
	STOP condition input setup time	$t_{STOS}$	300	—	ns
	Data input setup time	$t_{SDAS}$	$t_{I3C_{Cyc}} + 50$	—	ns
	Data input hold time	$t_{SDAH}$	0	—	ns
SCL, SDA capacitive load	$C_b^{*2}$	—	400	pF	

Note:  $t_{I3C_{Cyc}}$ : I3C internal reference clock (I3C $\phi$ ) cycle,  $t_{T_{Cyc}}$ : I3CCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1.

Note: Must use pins that have a letter appended to their name, for instance “\_A”, “\_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. Only supported for SDA0\_D, SCL0\_D.

Note 2.  $C_b$  indicates the total capacity of the bus line.

**Table 2.30 IIC timing(1)-3**


Setting of the SDA0\_D, SCL0\_D pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit	
IIC (Fast-mode+) BFCTL.FMPE = 1	SCL input cycle time	$t_{SCL}$	$10(18) \times t_{I3C_{Cyc}} + 240$	—	ns
	SCL input high pulse width	$t_{SCLH}$	$5(9) \times t_{I3C_{Cyc}} + 120$	—	ns
	SCL input low pulse width	$t_{SCLL}$	$5(9) \times t_{I3C_{Cyc}} + 120$	—	ns
	SCL, SDA rise time	$t_{Sr}$	—	120	ns
	SCL, SDA fall time	$t_{Sf}$	$20 \times (\text{external pullup voltage}/5.5 \text{ V})$	120	ns
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(4) \times t_{I3C_{Cyc}}$	ns
	SDA input bus free time when wakeup function is disabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 120$	—	ns
	SDA input bus free time when wakeup function is enabled	$t_{BUF}$	$5(9) \times t_{I3C_{Cyc}} + 4 \times t_{T_{Cyc}} + 120$	—	ns
	START condition input hold time when wakeup function is disabled	$t_{STAH}$	$t_{I3C_{Cyc}} + 120$	—	ns
	START condition input hold time when wakeup function is enabled	$t_{STAH}$	$1(5) \times t_{I3C_{Cyc}} + t_{T_{Cyc}} + 120$	—	ns
	Restart condition input setup time	$t_{STAS}$	120	—	ns
	Stop condition input setup time	$t_{STOS}$	120	—	ns
	Data input setup time	$t_{SDAS}$	$t_{I3C_{Cyc}} + 30$	—	ns
	Data input hold time	$t_{SDAH}$	0	—	ns
	SCL, SDA capacitive load	$C_b^{*1}$	—	550	pF

Note:  $t_{I3C_{Cyc}}$ : I3C internal reference clock (I3Cφ) cycle,  $t_{T_{Cyc}}$ : I3CCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1.  $C_b$  indicates the total capacity of the bus line.



**Figure 2.41 I<sup>2</sup>C bus interface input/output timing**

**Table 2.31 IIC timing(2)**

Conditions: VCC = 3.00 to 3.60 V


Setting of the SDA0\_D, SCL0\_D pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit		
IIC (Hs-mode) BFCTL.HSME = 1	SCL input cycle time	$t_{SCL}$	$55(57) \times t_{I3C_{Cyc}}$	—	ns	
	SCL input high pulse width	$t_{SCLH}$	Cb = 400 pF	$43(44) \times t_{I3C_{Cyc}}$	—	ns
			Cb = 100 pF	$23(24) \times t_{I3C_{Cyc}}$	—	
	SCL input low pulse width	$t_{SCLL}$	Cb = 400 pF	$64(65) \times t_{I3C_{Cyc}}$	—	ns
			Cb = 100 pF	$32(33) \times t_{I3C_{Cyc}}$	—	
	SCL rise time	$t_{SrCL}$	Cb = 400 pF	—	80	ns
			Cb = 100 pF	—	40	
	SDA rise time	$t_{SrDA}$	Cb = 400 pF	—	160	ns
			Cb = 100 pF	—	80	
	SCL fall time	$t_{SfCL}$	Cb = 400 pF	—	80	ns
			Cb = 100 pF	—	40	
	SDA fall time	$t_{SfDA}$	Cb = 400 pF	—	160	ns
			Cb = 100 pF	—	80	
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(1) \times t_{I3C_{Cyc}}$	ns	
	Repeated START condition input setup time	$t_{STAS}$	40	—	ns	
STOP condition input setup time	$t_{STOS}$	40	—	ns		
Data input setup time	$t_{SDAS}$	10	—	ns		
Data input hold time	$t_{SDAH}$	Cb = 400 pF	0	150	ns	
		Cb = 100 pF	0	70		
SCL, SDA capacitive load	$C_b^{*1}$	—	400	pF		

Note:  $t_{I3C_{Cyc}}$ : I3C internal reference clock (I3Cφ) cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1.  $C_b$  indicates the total capacity of the bus line.



**Figure 2.42 I<sup>2</sup>C bus interface input/output timing (Hs-mode)**

**Table 2.32 I3C timing (open drain timing parameters)**

Conditions: VCC = 3.00 to 3.60 V

Setting of the I3C\_SDA, I3C\_SCL pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Max	Unit	Test conditions	
I3C Open Drain Timing Parameters	SCL Clock Low Period	$t_{LOW\_OD}^{*1 *2}$	200	—	ns	Figure 2.45
		$t_{DIG\_OD\_L}$	$t_{LOW\_ODmin} + t_{fDA\_ODmin}$	—	ns	Figure 2.45
	SCL Clock High Period	$t_{HIGH}^{*3 *4}$	—	41	ns	Figure 2.43
		$t_{DIG\_H}$	—	$t_{HIGH} + t_{CF}$	ns	Figure 2.43
	SDA Signal Fall Time	$t_{fDA\_OD}$	$t_{CF}$	12	ns	Figure 2.45
	SDA Data Setup Time Open Drain Mode	$t_{SU\_OD}^{*1}$	17	—	ns	Figure 2.44
	Clock After START (S) Condition	$t_{CAS}^{*5 *6}$	38.4 nano	For ENAS0: 1 $\mu$	seconds	Figure 2.45
				For ENAS1: 100 $\mu$		
				For ENAS2: 2 milli		
				For ENAS3: 50 milli		
	Clock Before STOP (P) Condition	$t_{CBP}$	$t_{CASmin} / 2$	—	seconds	Figure 2.46
Current Master to Secondary Master Overlap time during handoff	$t_{MMOverlap}$	$t_{DIG\_OD\_Lmin}$	—	ns	Figure 2.51	
Bus Available Condition	$t_{AVAL}^{*7}$	1	—	$\mu$ s	—	
Bus Idle Condition	$t_{IDLE}$	1	—	ms	—	
Time Interval Where New Master Not Driving SDA Low	$t_{MMLock}$	$t_{AVALmin}$	—	$\mu$ s	Figure 2.51	

Note 1. This is approximately equal to  $t_{LOWmin} + t_{DS\_ODmin} + t_{fDA\_ODtyp} + t_{SU\_ODmin}$ .

Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH

Note 3. Based on  $t_{SPIKE}$ , rise and fall times, and interconnectNote 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I<sup>2</sup>C Devices, and/or in consideration of the interconnect (e.g., a short Bus).

As a product specification, if this Max value cannot be guaranteed, change this Max value and specify that it cannot be used in the Mixed Bus.

Note 5. On a legacy bus where I<sup>2</sup>C devices need to see StartNote 6. Slaves that do not support the optional ENTASx CCCs shall use the  $t_{CAS}$  Max value shown for ENTAS3Note 7. On a mixed bus with Fm Legacy I<sup>2</sup>C Devices,  $t_{AVAL}$  is 300 ns shorter than the Fm Bus Free Condition time ( $t_{BUF}$ )

**Table 2.33 I3C timing (push-pull timing parameters for SDR mode)**

Conditions: VCC = 3.00 to 3.60 V

Setting of the I3C\_SDA, I3C\_SCL pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions	
I3C Push-Pull Timing Parameters for SDR Mode	SCL Clock Frequency	$f_{SCL}^{*1}$	0.01	12.5	MHz	—	
	SCL Clock Low Period	$t_{LOW}$	24	—	ns	Figure 2.43	
		$t_{DIG\_L}^{*2 *4}$	40	—	ns	Figure 2.43	
	SCL Clock High Period for Mixed Bus	$t_{HIGH\_MIXED}$	24	—	ns	Figure 2.43	
		$t_{DIG\_H\_MIXED}^{*2 *3}$	40	45	ns	Figure 2.43	
	SCL Clock High Period	$t_{HIGH}$	24	—	ns	Figure 2.43	
		$t_{DIG\_H}^{*2}$	40	—	ns	Figure 2.43	
	Clock in to Data Out for Slave	$t_{SCO}$	—	12	ns	Figure 2.48	
	SCL Clock Rise Time	$t_{CR}$	—	$150 \times 1 / f_{SCL}$ (capped at 60)	ns	Figure 2.43	
	SCL Clock Fall Time	$t_{CF}$	—	$150 \times 1 / f_{SCL}$ (capped at 60)	$\mu$ s	Figure 2.43	
	SDA Signal Data Hold in Push-Pull Mode	Master	$t_{HD\_PP}^{*4}$	$t_{CR} + 3$ and $t_{CF} + 3$	—	—	Figure 2.47
		Slave	$t_{HD\_PP}$	0	—	—	Figure 2.47
	SDA Signal Data Setup in Push-Pull Mode	$t_{SU\_PP}$	17	N/A	ns	Figure 2.49	
	Clock After Repeated START (Sr)	$t_{CASr}$	$t_{CASmin}$	N/A	ns	Figure 2.50	
Clock Before Repeated START (Sr)	$t_{CBSr}$	$t_{CASmin} / 2$	N/A	ns	Figure 2.50		
Capacitive Load per Bus Line (SDA/SCL)	$C_b$	—	50	pF	—		

Note 1.  $f_{SCL} = 1 / (t_{DIG\_L} + t_{DIG\_H})$ Note 2.  $t_{DIG\_L}$  and  $t_{DIG\_H}$  are the clock Low and High periods as seen at the receiver end of the I3C Bus using  $V_{IL}$  and  $V_{IH}$ .Note 3. When communicating with an I3C Device on a mixed Bus, the  $t_{DIG\_H\_MIXED}$  period must be constrained in order to make sure that I<sup>2</sup>C Devices do not interpret I3C signaling as valid I<sup>2</sup>C signaling.Note 4. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e.,  $t_{CF} + 3$  for falling edge clocks, and  $t_{CR} + 3$  for rising edge clocks.




Figure 2.43 t<sub>DIG\_H</sub> and t<sub>DIG\_L</sub>




Figure 2.44 I3C data transfer – ACK by slave






Figure 2.45 I3C START condition timing




Figure 2.46 I3C STOP condition timing




Figure 2.47 I3C master out timing




Figure 2.48 I3C slave out timing




Figure 2.49 Master SDR timing




Figure 2.50 T-bit when master ends read with repeated START and STOP




Figure 2.51 I3C timing (open drain timing parameters)

### 2.3.11 SSIE Timing

Table 2.34 SSIE timing (1 of 2)

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.  
 (2) Use pins that have a letter appended to their names, for instance “\_A”, “\_B” or “\_C” to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.


Parameter			Symbol	Target specification		Unit	Comments
				Min.	Max.		
SSIBCK0	Cycle	Master	$t_0$	80	—	ns	Figure 2.52
		Slave	$t_1$	80	—	ns	
	High level/ low level	Master	$t_{HC}/t_{LC}$	0.35	—	$t_0$	
		Slave		0.35	—	$t_1$	
	Rising time/ falling time	Master	$t_{RC}/t_{FC}$	—	0.15	$t_0 / t_1$	
		Slave		—	0.15	$t_0 / t_1$	

**Table 2.34 SSIE timing (2 of 2)**


(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.  
 (2) Use pins that have a letter appended to their names, for instance “\_A”, “\_B” or “\_C” to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.

Parameter	Symbol	Target specification		Unit	Comments			
		Min.	Max.					
SSILRCK0/ SSIFS0, SSITXD0, SSIRXD0, SSIDATA0	Input set up time	Master	$t_{SR}$	12	—	ns	Figure 2.54, Figure 2.55	
		Slave		12	—			
	Input hold time	Master	$t_{HR}$	8	—			ns
		Slave		15	—			ns
	Output delay time	Master	$t_{DTR}$	-10	5	ns		
		Slave		0	20	ns		
Output delay time from SSILRCK0/SSIFS0 change	Slave	$t_{DTRW}$	—	20	ns	Figure 2.54, Figure 2.55		
AUDIO_CLK	Cycle	$t_{EXcyc}$	20	—	ns	Figure 2.53		
	High level/ low level	$t_{EXL}/t_{EXH}$	0.4	0.6	$t_{EXcyc}$			

Note 1. For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK0/SSIFS0 pin is used to generate transmit data, and the transmit data is logically output to the SSITXD0 or SSIDATA0 pin.



**Figure 2.52 SSIE clock input/output timing**



**Figure 2.53 Clock input timing**




Figure 2.54 SSIE data transmit and receive timing when SSICR.BCKP = 0




Figure 2.55 SSIE data transmit and receive timing when SSICR.BCKP = 1




Figure 2.56 SSIE data output delay after SSILRCK0/SSIFS0 change

### 2.3.12 CANFD Timing

Table 2.35 CANFD interface timing

Parameter	Symbol	CAN-FD		Unit	Test conditions
		Min	Max		
Internal delay time	$t_{node}$	—	75	ns	Figure 2.57
Transmission rate		—	5	Mbps	

Note:  $t_{node} = t_{output} + t_{input}$




Figure 2.57 CANFD interface condition




## 2.4 USB Characteristics

### 2.4.1 USBFS Timing


**Table 2.36 USBFS full-speed characteristics (USB\_DP and USB\_DM pin characteristics)**

Conditions:  $V_{CC} = AV_{CC0} = V_{CC\_USB} = 3.0$  to  $3.6$  V,  $2.7 \leq V_{REFH0}/V_{REFH} \leq AV_{CC0}$ ,  $USBCLK = 48$  MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
Input characteristics	Input high voltage	$V_{IH}$	2.0	—	—	V	—
	Input low voltage	$V_{IL}$	—	—	0.8	V	—
	Differential input sensitivity	$V_{DI}$	0.2	—	—	V	$ USB\_DP - USB\_DM $
	Differential common-mode range	$V_{CM}$	0.8	—	2.5	V	—
Output characteristics	Output high voltage	$V_{OH}$	2.8	—	3.6	V	$I_{OH} = -200 \mu A$
	Output low voltage	$V_{OL}$	0.0	—	0.3	V	$I_{OL} = 2$ mA
	Cross-over voltage	$V_{CRS}$	1.3	—	2.0	V	Figure 2.58
	Rise time	$t_{LR}$	4	—	20	ns	
	Fall time	$t_{LF}$	4	—	20	ns	
	Rise/fall time ratio	$t_{LR} / t_{LF}$	90	—	111.11	%	$t_{FR} / t_{FF}$
	Output resistance	$Z_{DRV}$	28	—	44	$\Omega$	USBFS: $R_s = 27 \Omega$ included
Pull-up and pull-down characteristics	DM pull-up resistance in device controller mode	$R_{pu}$	0.900	—	1.575	k $\Omega$	During idle state
		$R_{pu}$	1.425	—	3.090	k $\Omega$	During transmission and reception



**Figure 2.58 USB\_DP and USB\_DM output timing in full-speed mode**



**Figure 2.59 Test circuit in full-speed mode**

## 2.5 ADC12 Characteristics

**Table 2.37 A/D conversion characteristics for unit 0**

Conditions: PCLKC = 1 to 50 MHz

Parameter			Min	Typ	Max	Unit	Test conditions
Frequency			1	—	50	MHz	—
Analog input capacitance			—	—	30	pF	—
Quantization error			—	±0.5	—	LSB	—
Resolution			—	—	12	Bits	—
High-precision high-speed channels (AN000 to AN002, AN007)	Conversion time* <sup>1</sup> (Operation at PCLKC = 50 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.52 (0.26)* <sup>2</sup>	—	—	μs	Sampling in 13 states
	Offset error		—	±1.0	±2.5	LSB	—
	Full-scale error		—	±1.0	±2.5	LSB	—
	Absolute accuracy		—	±2.0	±4.5	LSB	—
	DNL differential nonlinearity error		—	±0.5	±1.5	LSB	—
	INL integral nonlinearity error		—	±1.0	±2.5	LSB	—
High-precision normal-speed channels (AN004 to AN006, AN008, AN011 to AN013)	Conversion time* <sup>1</sup> (Operation at PCLKC = 50 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.92 (0.66)* <sup>2</sup>	—	—	μs	Sampling in 33 states
	Offset error		—	±1.0	±2.5	LSB	—
	Full-scale error		—	±1.0	±2.5	LSB	—
	Absolute accuracy		—	±2.0	±4.5	LSB	—
	DNL differential nonlinearity error		—	±0.5	±1.5	LSB	—
	INL integral nonlinearity error		—	±1.0	±2.5	LSB	—
Normal-precision normal-speed channels (AN016)	Conversion time* <sup>1</sup> (Operation at PCLKC = 50 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.92 (0.66)* <sup>2</sup>	—	—	μs	Sampling in 33 states
	Offset error		—	±1.0	±5.5	LSB	—
	Full-scale error		—	±1.0	±5.5	LSB	—
	Absolute accuracy		—	±2.0	±7.5	LSB	—
	DNL differential nonlinearity error		—	±0.5	±4.5	LSB	—
	INL integral nonlinearity error		—	±1.0	±5.5	LSB	—

Note: These specification values apply when there is no access to the external bus during A/D conversion. If access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of PORT0 as digital outputs is not allowed when the 12-Bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFL0, and 12-bit A/D converter input voltage are stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

**Table 2.38 A/D internal reference voltage characteristics**

Parameter	Min	Typ	Max	Unit	Test conditions
A/D internal reference voltage	1.13	1.18	1.23	V	—
Sampling time	4.15	—	—	μs	—




Figure 2.60 Illustration of ADC12 characteristic terms

### Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and the reference voltage  $V_{REFH0} = 3.072$  V, then the 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If the analog input voltage is 6 mV, an absolute accuracy of  $\pm 5$  LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

### Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between the 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

### Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

### Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

## 2.6 DAC12 Characteristics

**Table 2.39 D/A conversion characteristics**

Parameter	Min	Typ	Max	Unit	Test conditions
Resolution	—	—	12	Bits	—
Without output amplifier					
Absolute accuracy	—	—	±24	LSB	Resistive load 2 MΩ
INL	—	±2.0	±8.0	LSB	Resistive load 2 MΩ
DNL	—	±1.0	±2.0	LSB	—
Output impedance	—	8.5	—	kΩ	—
Conversion time	—	—	3	μs	Resistive load 2 MΩ, Capacitive load 20 pF
Output voltage range	0	—	VREFH	V	—
With output amplifier					
INL	—	±2.0	±4.0	LSB	—
DNL	—	±1.0	±2.0	LSB	—
Conversion time	—	—	4.0	μs	—
Resistive load	5	—	—	kΩ	—
Capacitive load	—	—	50	pF	—
Output voltage range	0.2	—	VREFH – 0.2	V	—

## 2.7 TSN Characteristics

**Table 2.40 TSN characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Relative accuracy	—	—	± 1.0	—	°C	—
Temperature slope	—	—	4.0	—	mV/°C	—
Output voltage (at 25 °C)	—	—	1.24	—	V	—
Temperature sensor start time	t <sub>START</sub>	—	—	30	μs	—
Sampling time	—	4.15	—	—	μs	—

## 2.8 OSC Stop Detect Characteristics

**Table 2.41 Oscillation stop detection circuit characteristics**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Detection time	t <sub>dr</sub>	—	—	1	ms	<a href="#">Figure 2.61</a>




Figure 2.61 Oscillation stop detection timing

## 2.9 POR and LVD Characteristics

Table 2.42 Power-on reset circuit and voltage detection circuit characteristics (1)

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
Voltage detection level	Power-on reset (POR)	DPSBYCR.DEEP_CUT[1:0] = 00b or 01b.	V <sub>POR</sub>	2.5	2.6	2.7	V	Figure 2.62
		DPSBYCR.DEEP_CUT[1:0] = 11b.		1.8	2.25	2.7		
	Voltage detection circuit (LVD0)		V <sub>det0_1</sub>	2.84	2.94	3.04		Figure 2.63
			V <sub>det0_2</sub>	2.77	2.87	2.97		
			V <sub>det0_3</sub>	2.70	2.80	2.90		
	Voltage detection circuit (LVD1)		V <sub>det1_1</sub>	2.89	2.99	3.09		Figure 2.64
			V <sub>det1_2</sub>	2.82	2.92	3.02		
			V <sub>det1_3</sub>	2.75	2.85	2.95		
	Voltage detection circuit (LVD2)		V <sub>det2_1</sub>	2.89	2.99	3.09		Figure 2.65
			V <sub>det2_2</sub>	2.82	2.92	3.02		
			V <sub>det2_3</sub>	2.75	2.85	2.95		
	Internal reset time	Power-on reset time	t <sub>POR</sub>	—	4.5	—		ms
LVD0 reset time		t <sub>LVD0</sub>	—	0.51	—	Figure 2.63		
LVD1 reset time		t <sub>LVD1</sub>	—	0.38	—	Figure 2.64		
LVD2 reset time		t <sub>LVD2</sub>	—	0.38	—	Figure 2.65		
Minimum VCC down time*1			t <sub>VOFF</sub>	200	—	—	μs	Figure 2.62, Figure 2.63
Response delay			t <sub>det</sub>	—	—	200	μs	Figure 2.63 to Figure 2.65
LVD operation stabilization time (after LVD is enabled)			t <sub>d(E-A)</sub>	—	—	10	μs	Figure 2.64, Figure 2.65
Hysteresis width (LVD1 and LVD2)			V <sub>LVH</sub>	—	70	—	mV	

Note 1. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V<sub>POR</sub>, V<sub>det0</sub>, V<sub>det1</sub>, and V<sub>det2</sub> for POR and LVD.




Figure 2.62 Power-on reset timing




Figure 2.63 Voltage detection circuit timing ( $V_{det0}$ )




Figure 2.64 Voltage detection circuit timing ( $V_{det1}$ )




Figure 2.65 Voltage detection circuit timing ( $V_{det2}$ )

## 2.10 Flash Memory Characteristics

### 2.10.1 Code Flash Memory Characteristics

Table 2.43 Code flash memory characteristics (1 of 2)

Conditions: Program or erase: FCLK = 4 to 50 MHz  
Read: FCLK ≤ 50 MHz

Parameter	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	Test conditions	
		Min	Typ*6	Max	Min	Typ*6	Max			
Programming time $N_{PEC} \leq 100$ times	128-byte	$t_{P128}$	—	0.75	13.2	—	0.34	6.0	ms	
	8-KB	$t_{P8K}$	—	49	176	—	22	80	ms	
	32-KB	$t_{P32K}$	—	194	704	—	88	320	ms	
Programming time $N_{PEC} > 100$ times	128-byte	$t_{P128}$	—	0.91	15.8	—	0.41	7.2	ms	
	8-KB	$t_{P8K}$	—	60	212	—	27	96	ms	
	32-KB	$t_{P32K}$	—	234	848	—	106	384	ms	
Erasure time $N_{PEC} \leq 100$ times	8-KB	$t_{E8K}$	—	78	216	—	43	120	ms	
	32-KB	$t_{E32K}$	—	283	864	—	157	480	ms	
Erasure time $N_{PEC} > 100$ times	8-KB	$t_{E8K}$	—	94	260	—	52	144	ms	
	32-KB	$t_{E32K}$	—	341	1040	—	189	576	ms	
Reprogramming/erasure cycle*4	$N_{PEC}$	10000*1	—	—	10000*1	—	—	—	Times	



**Table 2.43 Code flash memory characteristics (2 of 2)**

Conditions: Program or erase: FCLK = 4 to 50 MHz

Read: FCLK ≤ 50 MHz

Parameter	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	Test conditions
		Min	Typ <sup>*6</sup>	Max	Min	Typ <sup>*6</sup>	Max		
Suspend delay during programming	t <sub>SPD</sub>	—	—	264	—	—	120	μs	
Programming resume time	t <sub>PRT</sub>	—	—	110	—	—	50	μs	
First suspend delay during erasure in suspend priority mode	t <sub>SESD1</sub>	—	—	216	—	—	120	μs	
Second suspend delay during erasure in suspend priority mode	t <sub>SESD2</sub>	—	—	1.7	—	—	1.7	ms	
Suspend delay during erasure in erasure priority mode	t <sub>SEED</sub>	—	—	1.7	—	—	1.7	ms	
First erasing resume time during erasure in suspend priority mode <sup>*5</sup>	t <sub>REST1</sub>	—	—	1.7	—	—	1.7	ms	
Second erasing resume time during erasure in suspend priority mode	t <sub>REST2</sub>	—	—	144	—	—	80	μs	
Erasing resume time during erasure in erasure priority mode	t <sub>REET</sub>	—	—	144	—	—	80	μs	
Forced stop command	t <sub>FD</sub>	—	—	32	—	—	20	μs	
Data hold time <sup>*2</sup>	t <sub>DRP</sub>	10 <sup>*2 *3</sup>	—	—	10 <sup>*2 *3</sup>	—	—	Years	Ta = +85°C
		30 <sup>*2 *3</sup>	—	—	30 <sup>*2 *3</sup>	—	—		

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10,000), erasing can be performed n times for each block. For example, when 128-byte programming is performed 64 times for different addresses in 8-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

Note 5. Time for resumption includes time for reapplying the erasing pulse (up to one full pulse) that was cut off at the time of suspension.

Note 6. The reference value at VCC = 3.3V and room temperature.




Figure 2.66 Suspension and forced stop timing for flash memory programming and erasure

### 2.10.2 Data Flash Memory Characteristics

Table 2.44 Data flash memory characteristics (1 of 2)

Conditions: Program or erase: FCLK = 4 to 50 MHz  
Read: FCLK ≤ 50 MHz

Parameter	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	Test conditions
		Min	Typ*6	Max	Min	Typ*6	Max		
Programming time	4-byte	t <sub>DP4</sub>	—	0.36	3.8	—	0.16	1.7	ms
	8-byte	t <sub>DP8</sub>	—	0.38	4.0	—	0.17	1.8	
	16-byte	t <sub>DP16</sub>	—	0.42	4.5	—	0.19	2.0	
Erasure time	64-byte	t <sub>DE64</sub>	—	3.1	18	—	1.7	10	ms
	128-byte	t <sub>DE128</sub>	—	4.7	27	—	2.6	15	
	256-byte	t <sub>DE256</sub>	—	8.9	50	—	4.9	28	
Blank check time	4-byte	t <sub>DBC4</sub>	—	—	84	—	—	30	μs
Reprogramming/erasure cycle*1		N <sub>DPEC</sub>	125000*2	—	—	125000*2	—	—	—
Suspend delay during programming	4-byte	t <sub>DSPD</sub>	—	—	264	—	—	120	μs
	8-byte		—	—	264	—	—	120	
	16-byte		—	—	264	—	—	120	
Programming resume time		t <sub>DPRT</sub>	—	—	110	—	—	50	μs
First suspend delay during erasure in suspend priority mode	64-byte	t <sub>DSESD1</sub>	—	—	216	—	—	120	μs
	128-byte		—	—	216	—	—	120	
	256-byte		—	—	216	—	—	120	

**Table 2.44 Data flash memory characteristics (2 of 2)**

Conditions: Program or erase: FCLK = 4 to 50 MHz  
Read: FCLK ≤ 50 MHz

Parameter	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	Test conditions	
		Min	Typ <sup>*6</sup>	Max	Min	Typ <sup>*6</sup>	Max			
Second suspend delay during erasure in suspend priority mode	64-byte	t <sub>DSESD2</sub>	—	—	300	—	—	300	μs	
	128-byte		—	—	390	—	—	390		
	256-byte		—	—	570	—	—	570		
Suspend delay during erasing in erasure priority mode	64-byte	t <sub>DSEED</sub>	—	—	300	—	—	300	μs	
	128-byte		—	—	390	—	—	390		
	256-byte		—	—	570	—	—	570		
First erasing resume time during erasure in suspend priority mode <sup>*5</sup>	t <sub>DREST1</sub>	—	—	300	—	—	300	μs		
Second erasing resume time during erasure in suspend priority mode First erasing resume time during erasure in suspend priority mode	t <sub>DREST2</sub>	—	—	126	—	—	70	μs		
Erasing resume time during erasure in erasure priority mode	t <sub>DREET</sub>	—	—	126	—	—	70	μs		
Forced stop command	t <sub>FD</sub>	—	—	32	—	—	20	μs		
Data hold time <sup>*3</sup>	t <sub>DRP</sub>	10 <sup>*3</sup> *4	—	—	10 <sup>*3</sup> *4	—	—	Year	Ta = +85°C	
		30 <sup>*3</sup> *4	—	—	30 <sup>*3</sup> *4	—	—			

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 125,000), erasing can be performed n times for each block. For example, when 4-byte programming is performed 16 times for different addresses in 64-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 3. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 4. This result is obtained from reliability testing.

Note 5. Time for resumption includes time for reapplying the erasing pulse (up to one full pulse) that was cut off at the time of suspension.

Note 6. The reference value at VCC = 3.3 V and room temperature.

### 2.10.3 Option Setting Memory Characteristics

**Table 2.45 Option setting memory characteristics**

Conditions: Program: FCLK = 4 to 50 MHz  
Read: FCLK ≤ 50 MHz

Parameter	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	Test conditions
		Min	Typ <sup>*4</sup>	Max	Min	Typ <sup>*4</sup>	Max		
Programming time N <sub>OPC</sub> ≤ 100 times	t <sub>OP</sub>	—	83	309	—	45	162	ms	
Programming time N <sub>OPC</sub> > 100 times	t <sub>OP</sub>	—	100	371	—	55	195	ms	
Reprogramming cycle	N <sub>OPC</sub>	20000 <sup>*1</sup>	—	—	20000 <sup>*1</sup>	—	—	Times	
Data hold time <sup>*2</sup>	t <sub>DRP</sub>	10 <sup>*2</sup> *3	—	—	10 <sup>*2</sup> *3	—	—	Years	Ta = +85°C
		30 <sup>*2</sup> *3	—	—	30 <sup>*2</sup> *3	—	—		

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.


Note 3. This result is obtained from reliability testing.

Note 4. The reference value at VCC = 3.3 V and room temperature.

### 2.11 Serial Wire Debug (SWD)

**Table 2.46 SWD**

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
SWCLK clock cycle time	$t_{SWCKcyc}$	40	—	—	ns	Figure 2.67
SWCLK clock high pulse width	$t_{SWCKH}$	15	—	—	ns	
SWCLK clock low pulse width	$t_{SWCKL}$	15	—	—	ns	
SWCLK clock rise time	$t_{SWCKr}$	—	—	5	ns	
SWCLK clock fall time	$t_{SWCKf}$	—	—	5	ns	
SWDIO setup time	$t_{SWDS}$	8	—	—	ns	Figure 2.68
SWDIO hold time	$t_{SWDH}$	8	—	—	ns	
SWDIO data delay time	$t_{SWDD}$	2	—	28	ns	



**Figure 2.67 SWD SWCLK timing**




Figure 2.68 SWD input/output timing

## Appendix 1. Port States in Each Processing Mode

Function	Pin function	Reset	Software Standby mode	Deep Software Standby mode	After Deep Software Standby mode is canceled (return to startup mode)	
					IOKEEP = 0	IOKEEP = 1 <sup>*1</sup>
Mode	MD	Pull-up	Keep-O	Keep	Hi-Z	Keep
IRQ	IRQx	Hi-Z	Keep-O <sup>*2</sup>	Keep	Hi-Z	Keep
	IRQx-DS	Hi-Z	Keep-O <sup>*2</sup>	Keep <sup>*3</sup>	Hi-Z	Keep
AGT	AGTIO <sub>n</sub>	Hi-Z	Keep-O <sup>*2</sup>	Keep	Hi-Z	Keep
	AGTIO <sub>n</sub> (n = 1)	Hi-Z	Keep-O <sup>*2</sup>	Keep <sup>*3</sup>	Hi-Z	Keep
SCI	RXD0	Hi-Z	Keep-O <sup>*2</sup>	Keep	Hi-Z	Keep
I3C	I3C_SCL/I3C_SDA SCL <sub>n</sub> /SDA <sub>n</sub>	Hi-Z	Keep-O <sup>*2</sup>	Keep	Hi-Z	Keep
USBFS	USB_VBUS	Hi-Z	Keep-O <sup>*2</sup>	Keep <sup>*3</sup>	Hi-Z	Keep
	USB_DP/USB_DM	Hi-Z	Keep-O <sup>*4</sup>	Keep <sup>*3</sup>	Hi-Z	Keep
RTC	RTCIC <sub>x</sub>	Hi-Z	Keep-O <sup>*2</sup>	Keep <sup>*3</sup>	Hi-Z	Keep
	RTCCOUT	Hi-Z	[RTCCOUT selected] RTCCOUT output	Keep	Hi-Z	Keep
CLKOUT	CLKOUT	Hi-Z	[CLKOUT selected] CLKOUT output	Keep	Hi-Z	Keep
DAC	DAn	Hi-Z	[DAn output (DAOE = 1)] D/A output retained	Keep	Hi-Z	Keep
Others	—	Hi-Z	Keep-O	Keep	Hi-Z	Keep

Note: H: High-level

L: Low-level

Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins go to high-impedance.

Keep: Pin states are retained during periods in Software Standby mode.

Note 1. Retains the I/O port state until the DPSBYCR.IOKEEP bit is cleared to 0.

Note 2. Input is enabled if the pin is specified as the Software Standby canceling source while it is used as an external interrupt pin.

Note 3. Input is enabled if the pin is specified as the Deep Software Standby canceling source.

Note 4. Input is enabled while the pin is used as an input pin.

## Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in “Packages” on the Renesas Electronics Corporation website.




Figure 2.1 LQFP 64-pin

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN048-7x7-0.50	PWQN0048KC-A	0.13 g




Figure 2.2 QFN 48-pin



JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KE-A	0.06





Figure 2.3 QFN 32-pin


JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFBGA64-5x5-0.50	PLBG0064KB-A	0.06



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	—	5.00	—
E	—	5.00	—
D1	—	3.50	—
E1	—	3.50	—
A	—	—	1.29
A1	0.11	—	—
b	0.22	0.27	0.32
e	—	0.50	—
aaa	—	—	0.15
ccc	—	—	0.10
ddd	—	—	0.08
eee	—	—	0.15
fff	—	—	0.05
n	—	64	—

Figure 2.4 BGA 64-pin

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFBGA36-4x4-0.50	PLBG0036KA-A	0.04



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	—	4.00	—
E	—	4.00	—
D1	—	2.50	—
E1	—	2.50	—
A	—	—	1.29
A1	0.11	—	—
b	0.22	0.27	0.32
e	—	0.50	—
aaa	—	—	0.15
ccc	—	—	0.10
ddd	—	—	0.08
eee	—	—	0.15
fff	—	—	0.05
n	—	36	—

Figure 2.5 BGA 36-pin

## Appendix 3. I/O Registers

This appendix describes I/O register address and access cycles by function.

### 3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual. [Table 3.1](#) shows the name, description, and the base address of each peripheral.

**Table 3.1 Peripheral base address (1 of 2)**

Name	Description	Base address
RMPU	Renesas Memory Protection Unit	0x4000_0000
TZF	TrustZone Filter	0x4000_0E00
SRAM	SRAM Control	0x4000_2000
BUS	BUS Control	0x4000_3000
DMAC0	Direct memory access controller 0	0x4000_5000
DMAC1	Direct memory access controller 1	0x4000_5040
DMAC2	Direct memory access controller 2	0x4000_5080
DMAC3	Direct memory access controller 3	0x4000_50C0
DMAC4	Direct memory access controller 4	0x4000_5100
DMAC5	Direct memory access controller 5	0x4000_5140
DMAC6	Direct memory access controller 6	0x4000_5180
DMAC7	Direct memory access controller 7	0x4000_51C0
DMA	DMAC Module Activation	0x4000_5200
DTC	Data Transfer Controller	0x4000_5400
ICU	Interrupt Controller	0x4000_6000
CACHE	CACHE	0x4000_7000
CPSCU	CPU System Security Control Unit	0x4000_8000
DBG	Debug Function	0x400_1B000
FCACHE	Flash Cache	0x400_1C100
SYSC	System Control	0x4001_E000
PORT0	Port 0 Control Registers	0x4008_0000
PORT1	Port 1 Control Registers	0x4008_0020
PORT2	Port 2 Control Registers	0x4008_0040
PORT3	Port 3 Control Registers	0x4008_0060
PORT4	Port 4 Control Registers	0x4008_0080
PORT5	Port 5 Control Registers	0x4008_00A0
PORT8	Port 8 Control Registers	0x4008_0100
PFS	Pmn Pin Function Control Register	0x4008_0800
ELC	Event Link Controller	0x4008_2000
RTC	Realtime Clock	0x4008_3000
IWDT	Independent Watchdog Timer	0x4008_3200
WDT	Watchdog Timer	0x4008_3400
CAC	Clock Frequency Accuracy Measurement Circuit	0x4008_3600
MSTP	Module Stop Control A, B, C, D	0x4008_4000
POEG	Port Output Enable Module for GPT	0x4008_A000

**Table 3.1 Peripheral base address (2 of 2)**

Name	Description	Base address
USBFS	USB 2.0 FS Module	0x4009_0000
SSIE0	Serial Sound Interface Enhanced (SSIE)	0x4009_D000
CEC	Consumer Electronics Control	0x400A_C000
CANFD	CANFD Module Control	0x400B_0000
PSCU	Peripheral Security Control Unit	0x400E_0000
AGT0	Low Power Asynchronous General purpose Timer 0	0x400E_8000
AGT1	Low Power Asynchronous General purpose Timer 1	0x400E_8100
TSN	Temperature Sensor	0x400F_3000
CRC	CRC Calculator	0x4010_8000
DOC	Data Operation Circuit	0x4010_9000
SCI0	Serial Communication Interface 0	0x4011_8000
SCI9	Serial Communication Interface 9	0x4011_8900
SPI0	Serial Peripheral Interface 0	0x4011_A000
SPI1	Serial Peripheral Interface 1	0x4011_A100
I3C	I3C Bus Interface	0x4011_F000
CANFD ECC	CANFD ECC	0x4012_F000
GPT16E0	General PWM 16-Bit Timer 0 (16-bit Enhanced High Resolution)	0x4016_9000
GPT16E1	General PWM 16-Bit Timer 1 (16-bit Enhanced High Resolution)	0x4016_9100
GPT16E4	General PWM 16-Bit Timer 4 (16-bit Enhanced High Resolution)	0x4016_9400
GPT16E5	General PWM 16-Bit Timer 5 (16-bit Enhanced High Resolution)	0x4016_9500
GPT_OPS	Output Phase Switching Controller	0x4016_9A00
ADC120	12bit A/D Converter 0	0x4017_0000
DAC12	12-bit D/A converter	0x4017_1000
FLAD	Data Flash	0x407F_C000
FACI	Flash Application Command Interface	0x407F_E000

Note: Name = Peripheral name  
Description = Peripheral functionality  
Base address = Lowest reserved address or address used by the peripheral

## 3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.
- The number of write access cycles indicates the number of cycles obtained by non-bufferable write access.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus masters such as DTC or DMAC.

**Table 3.2 Access cycles (1 of 3)**

Peripherals	Address		Number of access cycles				Cycle Unit	Related function
			ICLK = PCLK		ICLK > PCLK <sup>*1</sup>			
	From	To	Read	Write	Read	Write		
RMPU, TZF, SRAM, BUS, DMACn, DMA, DTC, ICU	0x4000_0000	0x4000_6FFF	4	3	4	3	ICLK	Renesas Memory Protection Unit, TrustZone Filter, SRAM Control, BUS Control, Direct memory access controller n, DMAC Module Activation, DTC Control Register, Interrupt Controller
CACHE	0x4000_7000	0x4000_7FFF	3	5	3	5	ICLK	CACHE
CPSCU, DBG, FCACHE	0x4000_8000	0x4001_CFFF	4	3	4	3	ICLK	CPU System Security Control Unit, Debug Function, Flash Cache
SYSC	0x4001_E000	0x4001_E3FF	5	4	5	4	ICLK	System Control
SYSC	0x4001_E400	0x4001_E5FF	9	8	5 to 8	5 to 8	PCLKB	System Control
PORTn, PFS	0x4008_0000	0x4008_0FFF	5	4	2 to 5	2 to 4	PCLKB	Port n Control Registers, Pmn Pin Function Control Register
ELC, RTC, IWDTC, WDT, CAC	0x4008_2000	0x4008_3FFF	5	4	3 to 5	2 to 4	PCLKB	Event Link Controller, Realtime Clock, Independent Watchdog Timer, Watchdog Timer, Clock Frequency Accuracy Measurement Circuit
MSTP	0x4008_4000	0x4008_4FFF	5	4	2 to 5	2 to 4	PCLKB	Module Stop Control
POEG	0x4008_A000	0x4008_AFFF	5	4	3 to 5	2 to 4	PCLKB	Port Output Enable Module for GPT
USBFS	0x4009_0000	0x4009_03FF	6	5	3 to 6	3 to 5	PCLKB	USB 2.0 FS Module
USBFS	0x4009_0400	0x4009_04FF	4	3	1 to 4	1 to 3	PCLKB	USB 2.0 FS Module
SSIE0	0x4009_2000	0x4009_FFFF	5	4	2 to 5	2 to 4	PCLKB	SD Host Interface 0, Serial Sound Interface Enhanced, Inter-Integrated Circuit n, Inter-Integrated Circuit 0 Wake-up Unit
CEC	0x400A_C000	0x400A_CFFF	4	3	1 to 3	1 to 3	PCLKB	Consumer Electronics Control
CANFD	0x400B_0000	0x400C_FFFF	5	4	2 to 5	2 to 4	PCLKB	CANFD Module
PSCU	0x400E_0000	0x400E_0FFF	5	4	2 to 5	2 to 4	PCLKB	Peripheral Security Control Unit
AGTn	0x400E_8000	0x400E_8FFF	7	4	5 to 7	2 to 4	PCLKB	Low Power Asynchronous General purpose Timer n
TSN	0x400F_3000	0x400F_3FFF	5	4	2 to 5	2 to 4	PCLKB	Temperature Sensor
CRC, DOC	0x4010_8000	0x4010_9FFF	5	4	2 to 5	2 to 4	PCLKA	CRC Calculator, Data Operation Circuit
SCIn	0x4011_8000	0x4011_8FFF	5 <sup>*2</sup>	4 <sup>*2</sup>	2 to 5 <sup>*2</sup>	2 to 4 <sup>*2</sup>	PCLKA	Serial Communication Interface n
SPIn	0x4011_A000	0x4011_AFFF	5 <sup>*3</sup>	4 <sup>*3</sup>	2 to 5 <sup>*3</sup>	2 to 4 <sup>*3</sup>	PCLKA	Serial Peripheral Interface n
I3C	0x4011_F000	0x4011_FFFF	5	4	2 to 4	2 to 4	PCLKA	I3C Bus Interface

**Table 3.2 Access cycles (2 of 3)**

Peripherals	Address		Number of access cycles				Cycle Unit	Related function
			ICLK = PCLK		ICLK > PCLK* <sup>1</sup>			
	From	To	Read	Write	Read	Write		
CANFD ECC	0x4012_F000	0x4012_FFFF	5	4	2 to 4	2 to 4	PCLKA	CANFD ECC Module
GPT16En, GPT_OPS	0x4016_9000	0x4016_9FFF	7	4	4 to 7	2 to 4	PCLKA	General PWM 16-Bit Timer n, Output Phase Switching Controller
ADC12n, DAC12	0x4017_0000	0x4017_2FFF	5	4	2 to 5	2 to 4	PCLKA	12bit A/D Converter n, 12-bit D/A converter

**Table 3.2 Access cycles (3 of 3)**

Peripherals	Address		Number of access cycles				Cycle Unit	Related function
			ICLK = FCLK		ICLK > FCLK* <sup>1</sup>			
	From	To	Read	Write	Read	Write		
FLAD, FACL	0x407F_C000	0x407F_EFFF	5	4	2 to 5	2 to 4	FCLK	Data Flash, Flash Application Command Interface

- Note 1. If the number of PCLK or FCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.
- Note 2. When accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in [Table 3.2](#). When accessing an 8-bit register (including FTDRH, FTDRL, FRDRH, and FRDRL), the access cycles are as shown in [Table 3.2](#).
- Note 3. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in [Table 3.2](#). When accessing an 8-bit or 16-bit register (SPDR\_HA), the access cycles are as shown in [Table 3.2](#).

# Revision History

**Revision 1.00 — September 26, 2022**

Initial release

**Revision 1.10 — February 28, 2023****Features:**

- Updated the title of Security.

**1. Overview:**

- Updated Figure 1.1 Block diagram.
- Updated Table 1.10 I/O ports.
- Updated Figure 1.2 Part numbering scheme.
- Updated Table 1.12 Function Comparison.
- Updated Table 1.13 Pin functions.
- Updated Figure 1.4 Pin assignment for BGA 64-pin.
- Updated Figure 1.6 Pin assignment for BGA 36-pin.

**2. Electrical Characteristics:**

- Updated Table 2.5 I/O  $I_{OH}$ ,  $I_{OL}$ .
- Updated Table 2.6 I/O  $V_{OH}$ ,  $V_{OL}$ , and other characteristics.
- Updated Table 2.12 Power consumption of each unit.
- Updated Table 2.33 I3C timing (push-pull timing parameters for SDR mode).
- Updated Table 2.36 USBFS full-speed characteristics (USB\_DP and USB\_DM pin characteristics).

**Appendix 3. I/O Registers:**

- Updated Table 3.2 Access cycles.



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)