AMD Artix US+ Low Power Tree based on AnDAPT Solution
The ARD_X_AUP_A1 is a scalable power supply designed to provide power to Xilinx Artix UltraScale+ Low power FPGA devices. The designs are scalable to support the cost- and power-optimized FPGA devices including AU10P, AU15P, AU20P, and AU25P. (Programmable logic devices by AMD were previously known as Xilinx)
CATEGORY
Industrial,Analog,Power & charging,Programmable logic
REFERENCE DESIGN
Would you like this design to be modifiable in the future?
PARTS IN DESIGN / BOM
| MFGR | PART# | BLK NM |
|---|
IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY. SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.
