Design HB2 America

Reference Design Details

Design Hub

Search Reference Designs
SubNav - Design Hub
Script Application

AMD Xilinx Virtex UltraScale+ Starter Recipe

Virtex UltraScale+ devices provide the highest performance and integration capabilities in a 14nm/16nm FinFET node. Xilinx 3rd generation 3D ICs use stacked silicon interconnect (SSI) technology to break through the limitations of Moore's law and deliver the highest signal processing and serial I/O bandwidth to satisfy the most demanding design requirements.
CATEGORY
Programmable logic
CREATED DATE:
Viewed times

Would you like this design to be modifiable in the future?



PARTS IN DESIGN / BOM
MFGR PART# BLK NM
×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

av-dh-disclaimer-america

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET FOR ADDITIONAL INFORMATION.

AMD Xilinx Virtex UltraScale+ Starter Recipe
 
AMD Xilinx Virtex UltraScale+ Starter Recipe
 
AMD Xilinx Virtex UltraScale+ Starter Recipe